AXI3 Protocol VIP Development

A Major Project

Submitted in Partial Fulfilment of the Requirement for the degree of

Master of technology

In

(VLSI Design)

Ву

Mevada Nikul 22MECV13



Department of Electronics & Communication Engineering Institute of Technology, Nirma University

Ahmedabad-382481

December-202

AXI3 Protocol VIP Development

A Major Project

Submitted in Partial Fulfilment of the Requirements for the degreeof

MASTER OF TECHNOLOGYIN

VLSI DESIGN

By

Mevada Nikul

(22MECV13)

Internal Guide:

Prof. Akash Mecwan

EC Department, Institute of technology Nirma University, Ahmedabad **External Guide**

Mr. Mukund Raj Rathore

Verification Engineer

Scaledge India PVT. LTD

Ahmedabad



Department of Electronics & Communication EngineeringInstitute of Technology, Nirma University

Ahmedabad - 382 481

December 2023



Certificate

This is to certify that the Major Project entitled "AXI3 Protocol VIP Development" submitted by Mevada Nikul (22MECV13), towards the partial fulfillment of the requirements for the Masters of Technology in VLSI Design, Nirma University, Ahmedabad is the record of work carried out by him under our supervision and guidance. In our opinion, the submitted work has reached a level required for being accepted for examination. The results embodied in this Project, to the best of our knowledgehaven't been submitted to any other university or institution for award of any degree or diploma.

Date: Place: Ahmedabad

Pro. Akash Mecwan

Internal Guide, Institute of Technology, Nirma University, Ahmedabad

Dr. Usha Mehta

HOD of Electronics and communication department, Institute of Technology, Nirma University, Ahmedabad

Dr. Usha Mehta

Professor and Head, EC Department, Institute of Technology, Nirma University, Ahmedabad. Dr. Rajesh Patel

Director,

Institute of Technology, Nirma University, Ahmedabad.

SCALEDGE

External Certificate

This is to certify that the Major Project Report entitled" **AXI3 Protocol VIP Development"** submitted by **Mevada Nikul** (Roll No. **22MECV13**) as the partial fulfilment of the requirements for the award of the degree of Master of Technology in VLSI Design, Electronics and Communication Engineering, Institute of Technology, Nirma University is the record of work carried out by him under my supervision and guidance. The work submitted in our opinion has reached a level required for being accepted for the examination.

Date:

External Guide

Mukund Raj Rathore Verification Engineer Scaledge India PVT. LTD

Ser

Statement of Originality

I, **MEVADA NIKUL**, Roll No: **22MECV13**, give undertaking that the MTech thesis entitled "**AXI3 Protocol VIP Development**" submitted by me, towards the partial fulfillment of the requirements for the degree of Master of Technology in **Electronics & Communication Engineering (VLSI Design)** of Institute of Technology, Nirma University, Ahmedabad, contains no material that has been awardedfor any degree or diploma in any university or school in any territory to the best of my knowledge. It is the original work carried out by me and I give assurance that no attemptof plagiarism has been made. It contains no material that is previously published or written, except where reference has been made. I understand that in the event of any similarity found subsequently with any published work or any dissertation work elsewhere; it will result in severe disciplinary action.

Signature of Student Date: Place: Ahmedabad

> Endorsed by Pro. Akash Mecwan (Signature of Guide)

Acknowledgements

It gives me immense pleasure in expressing thanks and profound gratitude to **Pro. Akash Mecwan**, Assistant Professor, EC Department, Institute of Technology, Nirma University for his valuable guidance and continual encouragement throughout this work. The appreciation and continual support he has imparted has been a great motivation to me in reaching a higher goal. His guidance has triggered and nourished my intellectual maturity that I will benefit from, for a long time to come.

It gives me a great pleasure to thank **Dr. Usha Mehta**, PG Coordinator of VLSI Design, EC Department, Institute of Technology, Nirma university for his guidance throughout whole M.Tech and in this project thesis.

It gives me an immense pleasure to thank **Dr. Usha Mehta**, Hon'ble Head of EC Department, Institute of Technology, Nirma University for his kind support and providingbasic infrastructure and healthy research environment.

I would also like to thank my scaledge colleague **Mukund Raj Rathore** (Verification engineer), **Disha Purohit** (Senior Verification engineer) their continuous support and guidance throughout my M.Tech thesis project scaledge.

I would also thank the Institution, all faculty members of Electronics and CommunicationEngineering Department, Nirma University, Ahmedabad for their special attention and suggestions towards the project work.

Mevada Nikul

(22MECV13)

Contents

Certificate	3
External Certificate	4
Statement of Originality	5
Acknowledgements	6
Abstract	10
Introduction	11
1.1 Common Terminologies	11
1.2 List of AXI 3.0 Protocol features	12
AXI Channel architecture	13
2.1 Channels in AXI 3 for Transection:	13
2.1.1 Write Channel Architecture	13
2.1.2 W (WRITE) Channel Architecture	14
2.2 AXI 3.0 Channels definition	14
Signal Descriptions	15
3.1 AXI 3.0 Global Signals	15
3.2 AXI 3.0 AW (Write address) Channel Signals	15
3.3 AXI 3.0 W (Write Data) Channel Signals	16
3.4 AXI 3.0 B (Write Response) Channel Signals	16
3.5 AXI 3.0 AR (Read address) Channel Signals	17
3.6 AXI 3.0 R (Read Data) Channel Signals	18
3.7 AXI Signals Direction	19
3.8 AXI Master – Slave Configuration	19
Handshake Mechanism in AXI	21
4.1 VALID assert High before READY assert High handshake	21
4.2 READY assert High before VALID assert High handshake	22
4.3 READY assert High before VALID assert High handshake	22
4.5 AXI 3.0 channel Dependencies between handshake signals	23
4.7.3 Burst type – WRAP	28
4.8 Data read and write structure	29
4.8 Narrow_Transfers	30
4.9 Narrow Transfers Examples	31
4.9.1 Narrow INC (Without strobe Signal)	31
4.9.2 Narrow (With Strobe)	32

4 10 Unaligned transfers	34
4.11 AXI 3.0 Write and Read response.	35
The AXI protocol offers response signalling for both read and write transactions:	35
 For read transactions, the slave responds with the read data and response information 	
through the same read data channel	35
• For write transactions, the response information is conveyed through a separate write response channel.	35
Response signalling:	35
RRESP[1:0] for read transfers.	35
BRESP[1:0] for write transfers.	35
	35
Atomic Accesses	37
1.1 Exclusive Access	37
1.2 Locked Access	38
5.3 AXI 3.0 Data interleaving	39
Wave Forms	40
6.1 Simple write	40
6.2 Simple read	41
6.3 Burst based transfers	42
6.4 Interleaving transfers	43
6.5 Out of order transfers	44
AXI VIP Verification Environment	45
7.1 Verification Steps	45
7.2 UVM Test bench Architecture	46
7.2 UVM Test bench components hierarchy	49
AXI VIP Features Result	50
8.1 AXI Fixed Brust type.	50
8.1.1 AXI Fixed Brust Write transection	50
8.1.2 AXI Fixed Brust Read transection	50
8.2 AXI INCR Brust type	51
8.2.1 AXI INCR Brust Write transection.	51
8.2.2 AXI INCR Brust Read transection.	51
8.3 AXI WRAP Brust type	52
8.3.1 AXI WRAP Brust Write transection.	52
8.3.2 AXI WRAP Brust Read transection.	52
8.4 AXI out of order response	53

8.4.1 AXI INCR Brust, out_of_order feature Write transection.	53			
8.5 AXI Interleaving Transection	53			
8.5.1 AXI INCR Brust, Interleaving feature Write transection.	53			
8.6 AXI outstanding addresses.	54			
8.6.1 AXI INCR Brust, outstanding feature Write transection.	54			
8.7 AXI exclusive Access.	54			
8.7.1 AXI Exclusive Access Read Modified Write transection.	54			
8.8 AXI Narrow Transection	55			
8.8.1 AXI Narrow transfer feature Write transection.	55			
8.8.2 AXI Narrow transfer feature Read transection				
8.10 Coverage Report	56			
8.11 Assertion Report	58			
8.12 Tools Used during AXI VIP Development.	58			
Conclusion	59			
Reference	60			

Abstract

AXI Protocol is a part of ARM Advanced Microcontroller bus architecture (AMBA) Family. Verification of IP very complex due to System on Chip allows the integration of different Intellectual Properties. Advanced eXtensible Interface (AXI) protocol provides high bandwidth, low latency, and can able to operate at high frequencies. And comparing with other AXI provides better efficiency as compare to other AMBA protocols.

Verification of SoC take more time to verify because it is on chip, so developing a reusable Verification IP that allows to reuse this verification environment to verify other SoCs also. The meaning of reusable VIP time taken to verify the SoCs will be greatly reduced. To creating a Verification IP for the AMBA AXI3 (Advanced eXtendsible Interface) protocol by using Universal Verification Methodology (UVM). Here RTL of Master or slave of AXI are not Present here one agent of test bench are work as AXI Master Agent and Second Agent work as AXI Slave of AXI here Required any RTL so Also this concept know as Back-to-Back VIP Development.

AXI3 Protocol Support five independent channels for write, Read or responds channels. In AXI Multiple outstanding transaction and out of order transaction are also cover in verification test plane of axi. Implement test cases scenarios to achieve high functional coverage of axi testbench, ensuring that the AXI VIP effectively exercises the different features and corner cases of the AXI protocol.

Chapter 1

Introduction

- The Because of the AMBA protocol's flexibility, it may be used in a variety of SoC architectures with different size, power, and performance requirements AMBA protocols are widely used open standards, ensuring compatibility across IPs from different providers for SoCs. Because of this interoperability, low-friction integration and IP reuse are possible, resulting in a faster time to market.
- The AMBA AXI protocol provide high-performance and high-frequency for communication between Master and Slave components.
- AXI transactions are typically request-response based, where master initiates a transaction and slave responds according to transection.
- AXI supports multiple master slave configurations that can contain multiple master slave configuration.
- AXI protocol have 5 Independent Channels for write read and response.
- All channels has a group of signals required to perform particular operation, write address channel have control, write data information.

1.1 Common Terminologies

- AW: AXI Write Address channel.
- W: AXI Write Data channel.
- **B**: AXI Write Response channel.
- AR: AXI Read Address channel.
- R: AXI Read Response channel.
- **Transaction**: The AXI bus handles a complete set of required operations, which can include one or more data transfers.
- **Transfer**: one exchange of information, with valid and ready handshake occurred , handshaking signals available in each channel.
- Beat: An individual data transfer within an AXI burst.

- Aligned: A data item is considered aligned if its address is divisible by the highest power of 2 that fits its size in bytes. For example, addresses can be aligned with halfwords, words, and doublewords.
- **Unaligned:** These are memory accesses that are not, or might not be, properly aligned to halfwords, words, or doublewords.
- **Outstanding addresses**: This refers to the ability to issue multiple addresses for transactions without waiting for previous transactions to complete. This feature improves system performance by allowing parallel processing of AXI transactions.
- **Out of order transaction:** This means transactions can be completed in a different order than they were started. Faster transactions can finish without waiting for slower ones, improving system performance by reducing delays.
- **Data Interleaving**: Masters producing write data sequence to same slave but data not arriving each clock, interleave to avoid idle cycles on bus.
- Interleaving Depth: It is a maximum number of transactions for slave to accept data for interleaved transfers. The default Interleaving depth is 1.

1.2 List of AXI 3.0 Protocol features

- AXI is capable for high-bandwidth and low-latency type applications.
- AXI has separate, independent address and data channels.
- AXI supports unaligned data transfers using byte strobe signals.
- AXI uses burst-based transactions, where only the start address is issued and the remaining addresses are automatically calculated by the slave.
- AXI supports issuing multiple outstanding addresses.
- AXI supports out-of-order transaction completion.
- AXI provides high-frequency operation without the need for complex bridges.

Chapter 2

AXI Channel architecture

2.1 Channels in AXI 3 for Transection:

- axi read address channel.
- axi read data channel.
- axi write address channel.
- axi write data channel.
- axi write response channel.

2.1.1 Write Channel Architecture



Fig 2.1.1: WR transaction need the WR address and WR data also WR response channels.

2.1.2 W (WRITE) Channel Architecture



fig 2.1.1 RD transaction need the RD address and RD data channels only.

2.2 AXI 3.0 Channels definition

- AXI has five independent channels, each with a set of information signals and VALID and READY signals that provide a two-way handshake mechanism.
- The master initiates the VALID signal to indicate when valid address, data, and control information are available in the channel.
- AXI includes a WLAST signal to indicate the last data item in a write transaction, RLAST signal to indicate the final data item in a read transaction.
- Read and write transactions each have their own address channels, carrying all the required address and control information for a transaction.

Chapter 3

Signal Descriptions

3.1 AXI 3.0 Global Signals.

Signals	Source	Signal Description
Aclk	Clk signal	All signals of channels sampled on clock edge
ARESETn	Reset signal	Active low, put all signals at its default state

3.2 AXI 3.0 AW (Write address) Channel Signals

Signals	source	Signal Description
AWID	М	Write address ID signal gives identification for the write address channels signal group.
AWADDR	М	write address gives initial address to slave of transfer.
AWLEN	М	Burst length gives number of transfers will happen single transection information to slave.
AWSIZE	М	Burst size, this signal gives information about how many bytes in transfers.
AWBURST	М	Burst type give information about how calculate next address for next transfer in the transaction.
AWLOCK	М	Lock type give information about the atomic access of the transfer like NORMAL, EXCLUSIVE.
AWVALID	М	This signal indicates that the channel contains valid WR_address, WR_control information.
AWREADY	S	Signal indicates that the slave is now ready to accept an WR_address, WR_control information form master side.

3.3 AXI 3.0 W (Write Data) Channel Signals

Signals	Source	Signal Description	
WID	М	Write ID signal gives identification for the write address channels signal group.	
WDATA	М	Write data.	
WSTRB	М	Write strobe signal indicate how many bytes of data are valid in transfer.	
WLAST	М	Write last indicate last transfer in transection.	
WVALID	М	Write valid, this signal indicates that the channel contains valid write data and strobe information.	
WREADY	S	Signal indicates that the slave is now ready to accept an WR data information form master side.	

3.4 AXI 3.0 B (Write Response) Channel Signals

Signals	Source	Signal Description
BID	S	This signal gives identification for the WR response channels signal group.
BRESP	S	This signal give status about write transection, transection pass or failed.
BVALID	S	This signal indicates that the channel contains valid WR_response and strobe information.
BREADY	M	This signal indicates that the slave is now ready to accept an WR_response information form slave side.

3.5 AXI 3.0 AR (Read address) Channel Signals

Signals	source	Signal Description
ARID	М	read address ID signal gives identification for the read address channels signal group.
ARADDR	М	read address gives initial address to slave of transfer.
ARLEN	М	Burst length gives number of transfers will happen single transection information to slave.
ARSIZE	М	Burst size, this signal gives information about how many bytes in transfers.
ARBURST	М	Burst type give information about how calculate next address for next transfer in the transaction.
ARLOCK	М	Lock type give information about the atomic access of the transfer like NORMAL, EXCLUSIVE.
ARVALID	М	This signal indicates that the channel contains valid RD_address, RD_control information.
ARREADY	S	Signal indicates that the slave is now ready to accept an RD address, RD control information form master side.

3.6 AXI 3.0 R (Read Data) Channel Signals

Signals	Source	Signal Description
RID	S	read data ID signal gives identification for the read data channels signal group.
RDATA	S	Read data.
RRESP	S	This signal give status about read transection, transection are failed or pass.
RLAST	S	Read last indicate last transfer in transection.
RVALID	S	This signal indicates that the channel contains valid RD_data, RD_control information.
RREADY	S	Signal indicates that the master is now ready to accept an RD_address, RD_control information form slave side.

3.7 AXI Signals Direction

Global Signals	→ ACLK → ARESETn		Low Power Signals	CSYSREQ CSYSACK CSYSACK
Write Address Channel	Read Address Channel	Write Data Channel	Read Data Channel	Write Response Channel
AWID	ARID		RID	BID
AWADDR	ARADDR	WDATA	RDATA	
AWLEN	ARLEN	wstrb		
AWSIZE	ARSIZE			
AWBURST	ARBURST			
AWLOCK	ARLOCK			
→ АЖСАСНЕ	ARCACHE			
AWPROT	ARPROT			
AWVALID	ARVALID	wval.iD	+ RVALID	+ BVALID
AWREADY	ARREADY	WREADY	RREADY	BREADY
			RLAST	
			RRESP	- BRESP

fig 3.7 AXI all signals' Directions

3.8 AXI Master – Slave Configuration



Fig 3.8.1 AXI master

fig 3.8.2 AXI Slave



fig 3.8.3 AXI masters Slave configuration

Chapter 4

Handshake Mechanism in AXI

- In AXI, each of the five transaction channels has its own handshaking signals, utilizing the same VALID and READY signals for transferring address, data, and control information.
- The Master produces the VALID signal to indicate that the address, data, or control information is valid.
- The Slave produces the READY signal to indicate that it is ready to accept the information.
- A successful transfer occurs only when both the VALID and READY signals are high.
- •

4.1 VALID assert High before READY assert High handshake

- The Master provides information after the P1 clock edge and turns on the VALID signal.
- The Slave activates the READY signal high after the P2 clock edge.
- The Master needs to maintain its information steady until the transfer happens at the P3 clock edge.



fig 4.1 VALID before READY handshake

- A Master cannot wait until READY is confirmed before activating VALID.
- When VALID is activated, it must stay activated until the handshake happens, ensuring a successful transaction at a rising clock edge when both VALID and READY are activated.

4.2 READY assert High before VALID assert High handshake

- After the P1 clock edge, the Slave activates READY before the address, data, or control information is valid.
- This activation shows that it's ready to receive the information.
- The Master provides the information and activates VALID after the P2 clock edge, leading to the transfer happening at the P3 clock edge.
- In this scenario, the transfer successfully happens within one cycle.



fig 4.2 READY before VALID handshake

4.3 READY assert High before VALID assert High handshake

- After the P1 clock edge, both the Master and Slave are ready to transfer address, data, or control information.
- The transfer takes place at the rising clock edge when both VALID and READY are activated.
- The transfer happens at the P2 clock edge.



fig 4.3 VALID with READY handshake

4.5 AXI 3.0 channel Dependencies between handshake signals

1.5.1 Read channel dependencies

- The slave can wait for ARVALID to be activated before it activates ARREADY.
- The slave must wait for both ARVALID and ARREADY to be activated before it begins to return read data by activating RVALID.



fig 4.5.1 dependencies in read channels handshake

1.5.2 Write channel dependencies

- The master should not wait for the slave to activate AWREADY or WREADY before activating AWVALID or WVALID.
- The slave can wait for AWVALID or WVALID, or both, before activating AWREADY.
- The slave can wait for AWVALID or WVALID, or both, before activating WREADY.
- The slave must wait for both WVALID and WREADY to be activated before activating BVALID.



† Dependencies on the assertion of WVALID also require the assertion of WLAST

fig 4.5.2 dependencies in write channels handshake

4.6 Address structure

4.6.1 AW/AR Burst length

- ARLEN[7:0] indicates the burst length for read transfers.
- AWLEN[7:0] indicates the burst length for write transfers.
- The burst_length for AXI3 is calculated as: Burst Length = AxLEN[3:0] + 1

AXI follows specific rules for burst usage:

- For wrapping bursts, the burst length must be 2, 4, 8, or 16.
- In AXI3, a burst cannot cross a 4KB address boundary.

4.6.2 AW/AR Burst size

- ARSIZE[2:0] is used for read transfers.
- AWSIZE[2:0] is used for write transfers.

In the AXI specification, AxSIZE represents either ARSIZE or AWSIZE.

AxSIZE[2:0]	Bytes in transfer
0b000	1
0b001	2
0b010	4
0b011	8
0b100	16
0b101	32
0b110	64
0b111	128

Fig 4.6.2 write read Brust size

"If the AXI bus is wider than the transfer size, the AXI interface must decide, based on the transfer address, which byte lanes of the data bus to utilize for each transfer."

4.6.3 Burst type

- ARBURST[1:0] is used for read transfers.
- AWBURST[1:0] is used for write transfers.

AxBURST[1:0]	Burst type
0b00	FIXED
0b01	INCR
0b10	WRAP
0b11	Reserved

Fig 4.6.3 Brust type

1. Fixed burst:

- In a fixed burst type, the address stays consistent for every transfer within the burst.
- This type is used for repetitive accesses to the same location, like when loading or emptying a peripheral FIFO application.

1. Incrementing burst:

- In an incrementing burst, the address for each transfer within the burst increases in increments of the previous transfer address, with the slave calculating the next address.
- The increment value of the address depends on the transfer size.

• For example, in a burst with a size of four bytes, the address for each transfer is calculated as the previous address plus four.

2. Wrapping burst:

- A wrapping burst resembles an incrementing burst, where the address for each transfer increases based on the previous transfer address.
- In a wrap type burst, the address wraps around to a lower address once it reaches a wrap boundary.
- The wrap boundary is determined by multiplying the size of each transfer in the burst by the total number of transfers in the burst.

4.7 Example of Calculate Address with INC, FIXED, WRAP

4.7.1 Burst type – INC

```
AWADDR = 32'h1000_0000
WLEN = 5
AWBURST = INCR
AWSIZE = 2
```

Decoding:

AWLEN = 5 (burstlen = 6)
AWBURST = INCR (Data write in incremental address locations
AWSIZE = 2 (2^AWIZE = 4 byte per Transfer)
Total Byte in Transection = burstlen*byte per transfer = 6 * 4
24 byte

Data Write Happen from 32'h1000_0000 to 32'h1000_0017

4.7.2 Burst type – FIXED

AWADDR = 32'h1000_F000 AWLEN = 4 AWBURST = FIXED AWSIZE = 2

Decoding:

AWLEN = 4 (burstlen = 5)
AWBURST = FIXED (Data write at fixed address only)
AWSIZE = 2 (2^AWIZE = 4 byte per Transfer)
Total Byte in Transection = burstlen*byte per transfer = 5 * 4 = 20 byte

All Data Write Happen at 32'h1000_F000

4.7.3 Burst type – WRAP

AWADDR = 32'h1000_1010 AWLEN = 5 AWBURST = WRAP AWSIZE = 2

Decoding:

AWLEN = 5 (burstlen = 6) AWBURST = WRAP (Data write in wrapping manner) AWSIZE = 2 (2^AWIZE = 4 byte per Transfer) Total Byte in Transection = burstlen*byte per transfer = 6 * 4 = 24 byte

WRAP boundaries calculations:

AWADDR % (Total Byte in Transection) = reminder

32'h1000_0010 % 24 = 8

Lower wrap address = AWADDR - 8 = 32'h1000_0008

Upper wrap address = Lower wrap address + 23 = 32'h1000_001F

Write data in memory:

- 1st Transefer write at address = 32'h1000_0010
- 2st Transefer write at address = 32'h1000_0014
- 3st Transefer write at address = 32'h1000_0018
- 4st Transefer write at address = 32'h1000_001C
- 5st Transefer write at address = 32'h1000_0008 (wrap to lower addr)
- 6st Transefer write at **address = 32'h1000_000C**

4.8 Data read and write structure

4.8.1 Write strobe

- Strobe value indicates how many bytes of data are valid in transfers. a write strobe indicates that the corresponding byte_lane of the data bus contains valid information to be updated in memory.
- The size of WSTRB varies according to the data width.
- In this AXI VIP, the write bus is 32 bits wide, so the strobe is 4 bits wide. Each bit of the strobe signal represents a valid byte in the write transfer.

WSTRB[n] corresponds to the byte lane in WDATA from bit position

(8 × n) + 7 to (8 × n).

63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
7			6		5		4		3		2	1			0

4.8 Narrow_Transfers

- If a master initiates a transfer narrower than its data bus, WSTRB specifies which byte lanes are valid for the transfer.
- In incrementing or wrapping bursts, different byte lanes transmit data for each transfer within the burst.
- In a fixed burst, where the address remains constant, the byte lanes used also remain constant.

Example 1:

- The burst consists of five transfers.
- Starting address: 0.
- Each transfer is 8 bits wide.
- Transfers occur on a 32-bit bus.

Byte lane used

			DATA[7:0]	1st transfer
		DATA[15:8]		2nd transfer
	DATA[23:16]			3rd transfer
DATA[31:24]				4th transfer
			DATA[7:0]	5th transfer

Fig 4.8.1 Narrow_transfer

Example 2:

- The burst comprises three transfers.
- Starting address: 4.
- Each transfer is 32 bits wide.
- Transfers occur on a 64-bit bus.

Byte lane used

DATA[63:32]		1st transfer
	DATA[31:0]	2nd transfer
DATA[63:32]		3rd transfer

Fig 4.8.2 Narrow_transfer

4.9 Narrow Transfers Examples

4.9.1 Narrow INC (Without strobe Signal)

AWADDR = 32'h100 (256) AWLEN = 4 AWBURST = INCR AWSIZE = 1

Decoding:

AWLEN = 4 (burstlen = 5) AWSIZE = 1 (2^AWIZE = 2 byte per Transfer) Here burst size is smaller then WDATA BUS size (Let assume BUS size 64 - bit and Transfer size 16 - bit)

Total Byte in Transection = burstlen*byte per transfer = 5 * 2 = 10 byte

Write data in memory:

1st Transefer:

WDATA = 64'h10203040_50607080 (Total 8 byte How many byte valid ?) 80,70 write on address of 100 and 101 (Remain Byte Ignore)

2st Transefer:

WDATA = 64'h10203040_50607080 (Total 8 byte How many byte valid ?) **80,70** write on address of **100** and **101**

3st Transefer:

WDATA = 64'h11223344_55667788 Offset = 32'h101 % 8 = 2 66,55 write on address of 102 and 103

4st Transefer:

WDATA = 64'h11223344_55667788 Offset = 32'h106 % 8 = 6 22,11 write on address of 106 and 107

5st Transefer:

WDATA = 64'h10203040_50607080 Offset = 32'h108 % 8 = 0 80,70 write on address of **108** and **109**

4.9.2 Narrow (With Strobe)

AWADDR = 32'h100 (256) AWLEN = 4 AWBURST = INCR AWSIZE = 2

Decoding:

AWLEN = 4 (burstlen = 5) AWSIZE = 2 (2^AWIZE = 4 byte per Transfer)

Here burst size is smaller then WDATA BUS size (Let assume BUS size 64 - bit and Transfer size 16 - bit)

Total Byte in Transection = burstlen*byte per transfer = 5 * 4 = 20 byte

Write data in memory:

1st Transefer:

WDATA = 64'h10203040_50607080 WSTRB = 8'b0000_1111 80, 70, 60, 50 write on address of 100, 101, 102, 103 (Remain Byte Ignore)

2st Transefer:

WDATA = 64'h11223344_55667788 WSTRB = 8'b1111_0000 44, 33, 22, 11 write on address of 104, 105, 106, 107

3st Transefer:

WDATA = 64'h10203040_50607080 WSTRB = 8'b0000_1111 80, 70, 60, 50 write on address of 108, 109, 10A, 10B

4st Transefer:

WDATA = 64'h11223344_55667788 WSTRB = 8'b1111_0000 44, 33, 22, 11 write on address of 10C, 10D, 10E, 10F

4st Transefer:

WDATA = 64'h10203040_50607080 WSTRB = 8'b1111_0000 80, 70, 60, 50 write on address of 110, 111, 112, 113

4.10 Unaligned transfers

	31 24	23 16	15 8	7 0										
	0x03	0x02	0x01	0x00	1st transfer									
Address: 0x00 Transfer size: 32-bits	0x07	0x06	0x05	0x04	2nd transfer									
Burst type: incrementing Burst length: 4 transfers	0x0B	0x0A	0x09	0x08	3rd transfer									
	0x0F	0x0E	0x0D	0x0C	4th transfer									
	L				l									
	WDATĂ[31:0]													
	31 24	23 16	15 8	7 0										
	0x03	0x02	0x01	0x00	1st transfer									
Address: 0x01 Transfer size: 32-bits	0x07	0x06	0x05	0x04	2nd transfer									
Burst type: incrementing Burst length: 4 transfers	0x0B	0x0A	0x09	0x08	3rd transfer									
5	0x0F	0x0E	0x0D	0x0C	4th transfer									
	WDATA[31:0]													
	31 24	23 16	15 8	7 0										
	0x03	0x02	0x01	0x00	1st transfer									
Address: 0x01	0x07	0x06	0x05	0x04	2nd transfer									
Transfer size: 32-bits Burst type: incrementing	0x0B	0x0A	0x09	0x08	3rd transfer									
Burst length: 5 transfers	0x0F	0x0E	0x0D	0x0C	4th transfer									
	0x13	0x12	0x11	0x10	5th transfer									
)										
		WDATA	Á[31:0]											

.

Address: 0x07 Transfer size: 32-bits Burst type: incrementing Burst length: 5 transfers

31	24	23	16	15	8	7		0				
0	x07	0x	06	0x	05	0	x04		1st transfer			
0)	k0B	0x	0A	0x(09	0	x08		2nd transfer			
0	x0F	0x	0E	0x0	D	0	x0C		3rd transfer			
0	x13	0x	12	0 x ²	11	0	x10		4th transfer			
0	x17	0x	16	0x	15	0	x14		5th transfer			
	WDATĂ[31:0]											

4.11 AXI 3.0 Write and Read response.

The AXI protocol offers response signalling for both read and write transactions:

- For read transactions, the slave responds with the read data and response information through the same read data channel.
- For write transactions, the response information is conveyed through a separate write response channel.

Response signalling:

- RRESP[1:0] for read transfers.
- BRESP[1:0] for write transfers.

RRESP[1:0] BRESP[1:0]	Response
0b00	OKAY
0b01	EXOKAY
0b10	SLVERR
0b11	DECERR

Fig 4.11 write and read response type

OKAY:

- Indicates success of normal access, showing that a regular access has been completed without issues.
- It can also indicate a failed exclusive access.

EXOKAY:

• Signifies exclusive access success, indicating that either the write and read part of an exclusive access has been successfully completed.

SLVERR:

- Indicates a slave error, used when the access reaches the slave successfully, but the slave needs to return an error condition to the master.
- Slave error can occur in cases like FIFO or buffer overrun/underrun, unsupported transfer size, attempting write access to a read-only location, timeout conditions, or accessing a disabled or powered-down function.

DECERR:

- Decode Generated error, usually issued by an interconnect component, indicating that there's no slave at the transaction address.
- If the interconnect cannot decode a slave access successfully, it must return DECERR. This may involve routing the access to a default slave, which then returns the DECERR response.
- The AXI protocol mandates that all data transfers for a transaction be completed, even if an error condition arises. Any component providing a DECERR response must adhere to this requirement.

Chapter 5

Atomic Accesses

- Atomic accesses are employed in configurations with multiple masters and slaves.
- The ARLOCK[1:0] or AWLOCK[1:0] signal indicates exclusive and locked access information.

There are three types of accesses:

- 1. Normal Access
- 2. Exclusive Access
- 3. Locked Access
- By default, value of ARLOCK & AWLOCK is **0** means Normal Access.

AxLOCK[1:0]	Access type
0b00	Normal access
0b01	Exclusive access
0b10	Locked access
0b11	Reserved

Fig 4.11 write and read Access type

1.1 Exclusive Access

- Exclusive access is used when we need specific access to one of the addresses of a slave.
- This mechanism allows the slave to remain accessible to other masters.

• ARLOCK[1:0] or AWLOCK[1:0] signal selects exclusive access, and RRESP[1:0] or BRESP[1:0] signal indicates the success or failure of the exclusive access with responses like OKAY or EXOKAY.

The process for an exclusive access:

- i. The first master initiates an exclusive read operation on a slave address location.
- **ii.** Later, the master tries to complete the exclusive operation by performing an exclusive write operation to the same address location.
- iii. The exclusive write access of the master is determined:
 - Successful if no other master has modified that location between the read and write accesses.
 - Failed if another master has modified that location between the read and write accesses. In this case, the address location is not updated, and an OKAY response is generated to indicate the failure of exclusive access.

1.2 Locked Access

- The arbiter within the interconnect enforces the restriction for access.
- In a locked access, another master cannot access the same slave while the slave is busy.
- Any transaction with ARLOCK[1:0] or AWLOCK[1:0] set to indicate a locked access compels the interconnect to lock the transaction.
- Therefore, a locked sequence must always finish with a final transaction that does not have ARLOCK[1:0] or AWLOCK[1:0] set to indicate a locked access. This final transaction effectively removes the lock.
- When a master initiates a locked sequence of read or write transactions, it must ensure it has no other outstanding transactions waiting to complete.
- When completing a locked sequence, a master must ensure that all previous locked transactions are finished before issuing the final unlocking transaction.
- The master must ensure that all requested writes or reads within a locked sequence have the same ARID or AWID value.

5.3 AXI 3.0 Data interleaving.

- The write data interleaving feature allows a slave interface to accept interleaved write data from different transactions.
- slave specifies a write data interleaving depth, indicating if it can accept interleaved write data from masters with different transactions.
- This depth represents the number of different addresses pending in the slave interface for which write data can be supplied.
- By default, the write data interleaving depth of any interface is only one.

Restrictions for data interleaving:

- A master cannot interleave the write data of different transactions that have the same AWID.
- The order in which a slave receives the first transfer of each transaction must match the order in which it receives the addresses for the transactions.

Chapter 6

Wave Forms

6.1 Simple write

- **AWLEN** = 3
- AWSIZE = Halfword/ 16 bits/ 2 bytes
- AWBURST = Fixed



Fig 6.1 simple one write transection waveform.

6.2 Simple read

- **ARLEN** = 2
- **ARSIZE** = Halfword/ 16 bits/ 2 bytes
- **ARBURST** = Fixed



Fig 6.2 simple one read transection waveform

6.3 Burst based transfers

Transaction 1

- **AWLEN** = 3
- AWSIZE = Word/ 32 bits/ 4 bytes
- AWBURST = INCR

Transaction 2

- **AWLEN** = 1
- AWSIZE = Word/ 32 bits/ 4 bytes
- **AWBURST** = INCR



Fig 6.3 two write burst transection waveform

6.4 Interleaving transfers

Transaction 1

- **AWLEN** = 2
- AWSIZE = Word/ 32 bits
- AWBURST = Fixed

Transaction 2

- **AWLEN** = 1
- AWSIZE = Word/ 32 bits
- AWBURST = Fixed



Fig 6.4 two write interleaving transection.

6.5 Out of order transfers

Transaction 1

- **ARLEN** = 1
- **ARSIZE** = Word/ 32 bits
- **ARBURST** = Fixed

Transaction 2

- **ARLEN** = 3
- **ARSIZE** = Word/ 32 bits
- ARBURST = Fixed



Fig 6.5 two out of order write transection.

Chapter 7

AXI VIP Verification Environment

7.1 Verification Steps.

- 1. Listing down features from AXI spec sheet.
- 2. Listing down scenario according features.
- 3. Developed Test plan.
- 4. Developed Functional Coverage Plan.
- 5. Implement Test-bench architecture.
- 6. Component coding of Test-bench.
- 7. Implement and Pass Sanity test case.
- 8. bring up Sanity test case.
- 9. Implement remain test cases according to Test Plan.
- 10. Pass regression with all AXI test cases and debugging.
- 11.Implement functional coverage and generating coverage results.
- 12.Analyse coverage results if not meet with expectation, then modify test case to get maximum coverage.

7.2 UVM Test bench Architecture.



Fig 7.2 UVM Testbench Architecture.

1. axi_sequences

- Sequences are constructed to offer input to designs and check the capabilities of tests and verification IP.
- These sequences provide control over randomization of transactions and create scenarios for test cases.
- VIP includes various sequences tailored for different test cases, such as axi_out_of_order_sqn and axi_interleaving_sqn.

2. axi_master_driver

- basically, driver drive packet level transection to pin level (Interface).
- VIP have axi master driver which contain 3 driving logic of AW, AR,W,B channel logic.

3. axi_slave_driver

• VIP have slave driver to drive transection from axi memory component, its contain R,B channel driving logic.

4. axi_master_sequencer

- The role of sequencer is routes a sequence to the driver and driver and sequencer are communicate using TLM port.
- Here in VIP master driver routes master sequences to master driver.

5. axi_slave_sequencer

• The role of slave sequencer same as master sequencer, slave sequencer routes transection from axi memory component to slave driver.

6. axi_master_monitor

- Monitor is passive component used to sample/ capture signals information form interface and translate in packet format.
- In axi vip role of master monitor is sample slave signals from interface (B, R channel Information).

7. axi_slave_monitor

• The role of slave monitor same as master monitor, sample transection from master interface (AW,W,AR channels information).

8. axi_master_agent

- The role of agent is a container that holds and connects the driver, monitor, and sequencer instances.
- In axi vip role of master agent hold instance of master driver, master monitor, master sequencer and TLM ports connection.

9. axi_slave_agent

• The role of slave agent is same as master agent, in axi vip role of slave agent hold instance of slave driver, slave sequencer, slave monitor and TLM ports connections.

10. axi_scoreboard

• Scoreboard it a component that checking the expected results against the actual results, scoreboard role in axi vip is master agent transection and slave agent transection compare and give result pass or failed.

11. axi_memory

• axi memory hold write transection and generate response according to transection.

7.2 UVM Test bench components hierarchy

uvm_test_top axi_wr_rd_wrap_test - 000000000000000000000000000000000000	Name	Туре	Size	Valu
env axi_env - 000 cvg axi_coverage - 000 m_age axi_m_age - 000 m_age axi_m_age - 000 m_age axi_m_age - 000 m_age axi_m_age - 000 m_mon avi_m_age - 000 m_mon_av axi_m_mon - 000 m_mon_av axi_m_mon - 000 m_mon_av axi_m_seq - 000 m_sqr axi_m_sqr - 000 m_sqr axi_m_sqr - 000 arbitration_dveue array 00 - num_last_regs integral 32 -00 num_last_regs integral 32 -00 num_last_regs integral 32 -00 num_last_regs integral 32 -00 s_dev axi_sgr - 00 - resp_port uvm_analysis_imp - 00 - s_ditem_po	uvm_test_top	axi_wr_rd_wrap_test	-	@471
cvg axi_overage - 05 m_adv axi_m_adv - 05 m_adv axi_m_adv - 05 m_adv axi_m_adv - 05 rsport uvm_analysis_port - 05 m_mon_av axi_m_mon - 06 m_mon_av uvm_analysis_port - 06 m_sqr axi_m_sqr - 05 rsp_export uvm_analysis_export - 05 seq_item_export uvm_analysis_export - 06 arbitration_dxeue array 0 - 07 num_last_regs integral 32 06 num_last_regs integral 32 06 num_last_regs integral 32 06 anem a a - 08 s_qe ai_s_ge - 04 - num_last_regs integral 32 06 num_last_regs integral 32 06 smon_app uvm_analysis_imp - <	env	axi_env	-	@478
analysis_imp uvm_analysis_imp - 05 m_ade axi_m_ade - 05 m_adv axi_m_dv - 05 seq_tem_port uvm_analysis_port - 05 m_mon_ap uvm_analysis_export - 06 m_mon_ap uvm_analysis_export - 06 m_sqr axi_m_sqr - 06 seq_item_export uvm_analysis_export - 06 seq_item_export uvm_analysis_export - 06 num_last_redg integral 32 'd seq_item_port uvm_analysis_imp - 06 seq_item_port uvm_analysis_imp - 06 seq_item_port uvm_analysis_port - 07 seq_item_export	cvg	axi_coverage	-	0506
m_age axi_m_age - 04 m_dv axi_m_drv - 05 seq_tem_port uvm_analysis_port - 05 m_mon axi_m_mon - 05 m_mon_ap uvm_analysis_port - 05 m_mon_apr uvm_analysis_export - 06 m_sqr axi_m_sqr - 05 actin_astr uvm_analysis_export - 05 seq_item_export uvm_analysis_export - 05 arbitratio_queu array 0 - num_last_regs integral 32 'd num_last_regs integral 32 'd s_age xi_sage - 04 num_last_regs integral 32 'd s_age xi_sage - 04 anem - 06 - 06 num_last_regs integral 32 'd 07 seq_item_port uvm_analysis_imp - 06 - spexort uvm_analysis_export	analysis_imp	uvm_analysis_imp	-	@513
m_dv axi_m_dv - 05 rsh port uvm_analysis_port - 05 n_mon_atp uvm_analysis_port - 05 n_sqr uvm_analysis_port - 05 n_sqr uvm_analysis_export - 05 seq_item_export uvm_analysis_export - 05 seq_item_export uvm_analysis_export - 05 integral 32 'd - 06 arbitration_queu array 0 - - 06 num_last_regs integral 32 'd - 06 num_last_regs integral 32 'd - 06 s_age Ai_mem - 06 - - 06 mem_ip uvm_analysis_imp - 06 - - 06 s_dr axi_sgr - 07 stg_ipexport uvm_analysis_iport - 07 stgr axi_sgr -	m_age	axi_m_age	-	0485
<pre>rst port uvm_analysis_port - 05 seq_tem_port uvm_seq_item_pull_port - 06 m_mon_ap uvm_analysis_port - 06 m_sqr axi_m_sqr - 05 seq_item_extrt uvm_seq_item_pull_imp - 06 array 0 - num_last_reds integral 32 'dd num_last_reds integral 32 'dd mem_ip uvm_analysis_imp - 06 s_drv axi_drv - 06 s_drv axi_drv - 06 s_mon_ap uvm_analysis_port - 07 seq_item_port uvm_seq_item_pull_port - 06 s_mon_ap uvm_analysis_port - 07 seq_item_port uvm_seq_item_pull_imp - 06 s_mon_ap uvm_analysis_port - 07 seq_item_port uvm_seq_item_pull_imp - 06 s_mon_ap uvm_analysis_port - 07 seq_item_export uvm_seq_item_pul_imp - 06 s_mon_ap uvm_analysis_port - 07 seq_item_export uvm_seq_item_pul_imp - 06 s_mip uvm_analysis_imp_axi_master_monitor - 06 mip uvm_analysis_imp_axi_slavemonitor - 06 sip uvm_analysis_imp_axi</pre>	m_drv	axi_m_drv	-	0523
seq_ttem_portuvm_seq_item_pull_port-065m_monaxi_m_mon-066m_sqraxi_m_sqr-066m_sqraxi_m_sqr-065seq_item_extortuvm_analysis_export-066arbitration_qteuearray0-integral32'd0num_last_regsintegral32'dnum_last_regsintegral32'dnum_last_regsintegral32'dsagexi_s_age-067seq_item_portuvm_analysis_imp-068seq_item_portuvm_analysis_port-067seq_item_portuvm_analysis_port-067seq_item_portuvm_analysis_port-067seq_item_portuvm_analysis_oport-068s_qraxi_s_gqr-07seq_item_portuvm_analysis_oport-068s_qraxi_s_gqr-07seq_item_portuvm_analysis_oport-068s_graxi_s_gqr-07seq_item_portuvm_analysis_oport-068s_graxi_s_gqr-07seq_item_portuvm_analysis_oport-068s_graxi_s_gqr-07seq_item_portuvm_analysis_oport-068s_graxi_s_gqrsipuvm_analysis_imp-068s_graxi_s_gqr<	rsp port	uvm_analysis_port	-	0538
<pre>m_mon_ar axi_m_mon - 000 mmon_ar uvm_analysis_port - 000 rsp_export uvm_analysis_export - 000 seq_item_extprt uvm_seq_item_pull_imp - 000 arbitration_queue array 00 num_last_reqs integral 32 'd num_last_rsps integral 32 'd amem axi_mem - 000 s_age xi_s_age - 000 s_drv axi_s_drv - 000 s_drv axi_s_drv - 000 s_drv axi_s_drv - 000 s_mon_ap uvm_analysis_imp - 000 s_on axi_s_mon - 000 s_on axi_s_gor - 000 s_qitem_port uvm_analysis_port - 000 s_qitem_export uvm_analysis_toport - 000 s_qitem_export uvm_analysis_toport - 000 s_qitem_export uvm_analysis_toport - 000 s_fitem_export sitegral - 000 s_fitem_export sites_sites</pre>	seq_item_port	uvm_seq_item_pull_port	-	@530
mmon_apuvm_analysis_port-066m_sqraxi_m_sqr-05seq_item_exportuvm_analysis_export0arbitration_queuearray0num_last_regsintegral32num_last_rspsintegral32s_agexi_s_age-amemaxi_s_age-amem_ipuvm_analysis_imp-s_drvaxi_drv-rsp_portuvm_analysis_port-seq_item_portuvm_analysis_port-seq_item_portuvm_analysis_port-seq_item_portuvm_analysis_port-stigtaxi_s_gr-s_ficeaxi_s_sqr-s_ficeaxi_s_sqr-sipuvm_analysis_mp-sipuvm_analysis_imp-stigt queuearray0num_last_regsintegral32sipuvm_analysis_imp_axi_master_monitor-sipuvm_analysis_imp_axi_slave_monitor-sipuvm_analysis_imp_axi_slave_monitor-sipuvm_analysis_imp_axi_slave_monitor-sipuvm_analysis_imp_axi_slave_monitor-sipuvm_analysis_imp_axi_slave_monitor-sipuvm_analysis_imp_axi_slave_monitor-sipuvm_analysis_imp_axi_slave_monitor-sipuvm_analysis_imp_axi_slave_monitor-sipuvm_analysis_imp_axi_slave_monitor-sipuvm_analysis_imp_axi_slave_monitor-<	m_mon	axi_m_mon	-	0655
<pre>m_sqr axi_m_sqr - 05 rsp_export uvm_analysis_export - 05 seq_item_export uvm_seq_item_pull_imp - 06 arbitration_queue array 0 - lock_queue array 0 - num_last_regs integral 32 'd num_last_rsps integral 32 'd mem_ip uvm_analysis_port - 06 smon_ap uvm_analysis_port - 06 smon_ap uvm_analysis_export - 06 smon_ap - 06 smon_a</pre>	mmon_ap	uvm_analysis_port	-	0669
rsp_exportuvm_analysis_export-05seq_item_exportuvm_seq_item_pull_imp-06arbitration_gueuearray0-num_last_regsintegral32'dnum_last_regsintegral32'ds_agexi_s_age-04amemaxi_s_age-06s_agexi_s_age-06amem_ipuvm_analysis_imp-06s_drvaxi_s_drv-06rsp_portuvm_analysis_port-07seq_item_portuvm_seq_ttem_pull_port-06s_draxi_s_sqr-07seq_item_portuvm_seq_item_pull_port-06s_draxi_s_sqr-07sqraxi_s_sqr-07s_draxi_s_sqr-07sqraxi_s_sqr-07sqraxi_s_sqr-07sqraxi_s_sqr-07sigaxi_sis_aport-07sigaxi_sis_sqr-07sipuvm_analysis_export-07sipuvm_analysis_imp_axi_slave0-num_last_regsintegral32'dsipuvm_analysis_imp_axi_slave-04num_last_regsintegral32'dsipuvm_analysis_imp_axi_slave-04sipuvm_analysis_imp_axi_slave-04sipuvm_analysis_imp_axi_slave<	m_sqr	axi_m_sqr	-	0546
seq_item_expirtuvm_seq_item_pull_imp-@66arbitration_qeuearray0-lock_queuearray0-num_last_regsintegral32'dnum_last_regsintegral32'ds_agexi_s_age-@4amemaxi_s_age-@4amem_ipuvm_analysis_imp-@8s_drvaxi_s_drv-@6rsp_portuvm_analysis_port-@6smon_apuvm_analysis_port-@6s_qraxi_s_sqr-@7sq_item_exportuvm_analysis_oport-@6s_qraxi_s_sqrictructure_exportuvm_analysis_oport-@6s_qitem_exportuvm_analysis_oportsq_item_exportuvm_analysis_oportnum_last_regsintegral32'dnum_last_regsintegral32'dsipuvm_analysis_imp_axi_slave_monitorsipuvm_analysis_imp_axi_slave_monitorfig 7.2 UVM Testbench components hierarchy.Fig 7.2 UVM Testbench components hierarchy.AXI VIP UVM Testbench	rsp_export	uvm_analysis_export	-	@553
arbitration_queuearray0-lock_queuearray0-num_last_reqsintegral32'ds_agexi_s_age-0-amemaimem-08mem_ipuvmanalysis_imp-08s_drvaxi_s_drv-06rsp_portuvm_analysis_port-06smon_apuvm_analysis_port-06smon_apuvm_analysis_toort-08s_qitem_exportuvm_analysis_export-06shg_exportuvm_analysis_export-07stq_item_exportuvm_analysis_export-07stq_item_exportuvm_analysis_export-07num_last_regsintegral32'dnum_last_regsintegral32'dsipuvm_analysis_imp_axi_master_monitor-08mipuvm_analysis_imp_axi_slave_monitor-08sipuvm_analysis_imp_axi_slave_monitor-08sipuvm_analysis_imp_axi_slave_monitor-08sipuvm_analysis_imp_axi_slave_monitor-08sipuvm_analysis_imp_axi_slave_monitor-08sipuvm_analysis_imp_axi_slave_monitor-08sipuvm_analysis_imp_axi_slave_monitor-08sipuvm_analysis_imp_axi_slave_monitor-08sipuvm_analysis_imp_axi_slave_monitor-08sipuvm_analysis_imp_axi_slave_m	<pre>seq_item_export</pre>	uvm_seq_item_pull_imp	-	0647
lock_queue num_last_regs num_last_rspsarray integral0-s_age mem_ip g_drvti_s_age axi_sirv32'ds_age mem_ip g_drvaxi_sirv-68s_goport smon_apuvm_analysis_imp uvm_analysis_port-68s_and s_goportaxi_sirv-66smon_ap s_qitem_portuvm_analysis_port-68s_argraxi_s_mon-68smon_apuvm_analysis_port-68s_argraxi_s_gqr-67skg_item_exportuvm_seqitem_pul_imp-68shittation_queue num_last_regsarray0-num_last_regsintegral32'dsipuvm_analysis_imp_axi_master_monitor-68sipuvm_analysis_imp_axi_slave_monitor-68sipuvm_analysis_imp_axi_slave_monitor-68sipuvm_analysis_imp_axi_slave_monitor-68sipuvm_analysis_imp_axi_slave_monitor-68sipuvm_analysis_imp_axi_slave_monitor-68sipuvm_analysis_imp_axi_slave_monitor-68sipuvm_analysis_imp_axi_slave_monitor-68sipuvm_analysis_imp_axi_slave_monitor-68sipuvm_analysis_imp_axi_slave_monitor-68sipuvm_analysis_imp_axi_slave_monitor-68sipuvm_analysis_imp_axi_slave_monitor-68sipuvm	arbitration_queue	array	0	-
num_last_regsintegral32'dnum_last_rspsintegral32'ds_agexi_s_age-04amemamem-08mem_ipuvm_analysis_imp-08s_drvaxi_s_drv-06rsp_portuvm_analysis_port-07seq_item_portuvm_analysis_port-07seq_item_portuvm_analysis_port-06s_mon_apuvm_analysis_port-06s_qraxi_s_sqr-07sq_item_exportuvm_analysis_export-07sq_item_exportuvm_aseq_item_pul_imp-08abitration_queuearray0-num_last_regsintegral32'dnum_last_regsintegral32'dsipuvm_analysis_imp_axi_master_monitor-08sipuvm_analysis_imp_axi_slave-04mipuvm_analysis_imp_axi_slave-04mipuvm_analysis_imp_axi_slave-08sipuvm_analysis_imp_axi_slave-08sipuvm_analysis_imp_axi_slave-08sipuvm_analysis_imp_axi_slave-08sipuvm_analysis_imp_axi_slave-08sipuvm_analysis_imp_axi_slave-08sipuvm_analysis_imp_axi_slave-08sipuvm_analysis_imp_axi_slave-08sipuvm_analysis_imp_axi_slave- </td <td>lock_queue</td> <td>array</td> <td>0</td> <td>-</td>	lock_queue	array	0	-
num_last_rspsintegral32'ds_ageti_s_age-04amemai_mem-08mem_ipuum_analysis_imp-08gdrvaxi_g_inv-06rsp_portuum_analysis_port-07seq_item_portuum_analysis_port-06smon_apuum_analysis_port-08smon_apuum_analysis_port-08smon_apuum_analysis_port-08s_qiraxi_s_sqr-07sq_item_exportuum_seq_item_pul_imp-08abitration_queuearray0-num_last_regsintegral32'dnum_last_regsintegral32'dsipuvm_analysis_imp_axi_master_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm	num last reqs	integral	32	'd1
s_age xi_s_age - 04 amem axi_mem - 08 mem_ip uvm_analysis_imp - 08 gdrv axi_adrv - 06 rsp_port uvm_analysis_port - 07 seq_item_port uvm_aeq_ttem_pull_port - 06 smon_ap uvm_analysis_port - 08 smon_ap uvm_analysis_export - 08 stg_item_export uvm_analysis_export - 08 stg_item_export uvm_analysis_export - 07 stg_item_export uvm_aeq_item_pull_imp - 08 arbitration_queue array 0 - lotk_queue array 0 - num_last_reqs integral 32 'd sip uvm_analysis_imp_axi_master_monitor - 08 sip uvm_analysis_imp_axi_slave_monitor - 08 sip uvm_analysis_imp_axi_slave_monitor - 08 sip uvm_analysis_imp_axi_slave_monitor - 08	num last rsps	integral	32	'd1
amemaxi_mem-08mem_ipuvm_analysis_imp-08sdrvaxi_drv-06rsp_portuvm_analysis_port-07seq_item_portuvm_seq_item_pull_port-06smonaxi_s_mon-08smon_apuvm_analysis_port-08sdqraxi_s_sqr-07stq_item_exportuvm_analysis_export-07stq_item_exportuvm_analysis_export-07stq_item_exportuvm_seq_item_pul_imp-08arbitration_queuearray0-lotk_queuearray0-num_last_reqsintegral32'dsipuvm_analysis_imp_axi_master_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08AXI VIP UVM TestbenchAXI VIP UVM Testbench	s age	axi s age	-	@492
mem_ipuvm_analysis_imp-08sdrvaxi_a_drv-06rsp_portuvm_analysis_port-07seq_item_portuvm_seq_tem_pull_port-06smon_apuvm_analysis_port-08s_qraxi_s_gqr-07rsp_exportuvm_analysis_export-07sq_item_exportuvm_aseq_item_pul_imp-08arbitration_queuearray0-lock_queuearray0-num_last_regsintegral32'dsipuvm_analysis_imp_axi_master_monitor08sipuvm_analysis_imp_axi_slave08sipuvm_analysis_imp_axi_slave08sipuvm_analysis_imp_axi_slave08sipuvm_analysis_imp_axi_slave08sipuvm_analysis_imp_axi_slave08sipuvm_analysis_imp_axi_slave08AXI VIP UVM TestbenchComponents hierarchy.	amem	axi mem	-	0828
s_drv axi_drv - 06 rsp_port uvm_analysis_port - 07 seq_item_port uvm_seq_item_pull_port - 06 smon axi_s_mon - 08 mon_ap uvm_analysis_port - 08 smon_ap uvm_analysis_port - 08 s_dqr axi_s_gqr - 07 rsp_export uvm_analysis_export - 07 sq_item_export uvm_seq_item_pul_imp - 08 arbitration_queue array 0 - num_last_regs integral 32 'd num_last_rsps integral 32 'd sip uvm_analysis_imp_axi_master_monitor 08 sip uvm_analysis_imp_axi_slave_monitor 08 sip uvm_analysis_imp_axi_slave_monitor 08 sip uvm_analysis_imp_axi_slave_monitor 08 sip uvm_analysis_imp_axi_slave_monitor 08 sip AXI VIP UVM Testbench AXI VIP UVM Testbench	mem ip	uvm analysis imp	-	0835
rsp_portuvm_anlysis_port-07seq_item_portuvm_seq_item_pull_port-06smon_apuvm_analysis_port-08smon_apuvm_analysis_export-07stq_item_exportuvm_seq_item_pull_imp-08arbitration_queuearray0-lock_queuearray0-num_last_regsintegral32'dsipuvm_analysis_imp_axi_master_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08sipuvm_analysis_imp_axi_slave_monitor08AXI VIP UVM TestbenchAXI VIP UVM TestbenchAXI VIP UVM Testbench	s drv	axi s drv	-	0689
seq_item_portuvm_seq_item_pull_port-06smon_apuvm_analysis_port-08smon_apuvm_analysis_port-07slqraxi_s_sqr-07slq_item_exportuvm_seq_item_pul_imp-08arbitration_queuearray0-lock_queuearray0-num_last_reqsintegral32'dsipuvm_analysis_imp_axi_master_monitor-08sipuvm_analysis_imp_axi_slave_monitor-08sipuvm_analysis_imp_axi_slave_monitor-08AXI VIP UVM TestbenchAXI VIP UVM TestbenchAXI VIP UVM Testbench	rsp port	uvm analysis port	-	@704
s mon axi_s_mon - 08 smon_ap uvm_analysis_port - 08 s_qr axi_s_sqr - 07 rsp_export uvm_analysis_eport - 07 stq_item_export uvm_seq_item_pull_imp - 08 arbitration_queue array 0 - num_last_reqs integral 32 'd num_last_rsps integral 32 'd sip uvm_analysis_imp_axi_master_monitor - 08 sip uvm_analysis_imp_axi_slave_monitor - 08 sip uvm_analysis_imp_axi_slave_monitor - 08 sip uvm_analysis_imp_axi_slave_monitor - 08 Fig 7.2 UVM Testbench components hierarchy. Fig 7.2 UVM Testbench AXI VIP UVM Testbench	seg item port	uvm seg item pull port	-	0696
smon_apuvm_analysis_port-smon_apuvm_analysis_port-sig_exportuvm_analysis_eport-sig_item_exportuvm_seg_item_pul_imp-sig_item_exportuvm_seg_item_pul_imp-lotk_queuearray0num_last_regsintegral32sipuvm_analysis_imp_axi_master_monitor-sipuvm_analysis_imp_axi_slave_monitor-sipuvm_analysis_imp_axi_slave_monitor-sipuvm_analysis_imp_axi_slave_monitor-KIVIP UVM TestbenchComponents hierarchy.	s mon	axi s mon	_	@ 821
s_qqr axi_s_sqr - 07 rsp_export uvm_analysis_export - 07 stq_item_export uvm_seq_item_pul_imp - 08 arbitration_queue array 0 - lock_queue array 0 - num_last_reqs integral 32 'd num_last_reps integral 32 'd sb axi_sb - 04 mip uvm_analysis_imp_axi_master_monitor - 08 sip uvm_analysis_imp_axi_slave_monitor - 08 Fig 7.2 UVM Testbench components hierarchy. Fig 7.2 UVM Testbench AXI VIP UVM Testbench	smon ap	uvm analysis port	-	@ 845
isp_export uvm_analysis_export - 07 sig_item_export uvm_seg_item_pull_imp - 08 anbitration_gueue array 0 - lock_gueue array 0 - num_last_regs integral 32 'd num_last_regs integral 32 'd sb axi_sb - 04 mip uvm_analysis_imp_axi_master_monitor - 04 sip uvm_analysis_imp_axi_slave_monitor - 04 Fig 7.2 UVM Testbench components hierarchy. - 04 AXI VIP UVM Testbench AXI VIP UVM Testbench - -	s sor	axi s sgr	-	@712
skq_item_export uvm_seq_item_pul_imp - @8 arbitration_queue array 0 - lock_queue array 0 - num_last_regs integral 32 'd num_last_rsps integral 32 'd sb axi_sb - @4 mip uvm_analysis_imp_axi_master_monitor - @8 sip uvm_analysis_imp_axi_slave_monitor - @8 Fig 7.2 UVM Testbench components hierarchy. Fig 7.2 UVM Testbench components hierarchy. AXI VIP UVM Testbench	rsp export	uvm analysis export	-	0719
arbitration_queue array 0 - lock_queue array 0 - num_last_reqs integral 32 'd num_last_rsps integral 32 'd sb axi_sb - @4 mip uvm_analysis_imp_axi_master_monitor - @8 sip uvm_analysis_imp_axi_slave_monitor - @8 Fig 7.2 UVM Testbench components hierarchy. Fig 7.2 UVM Testbench AXI VIP UVM Testbench	seg item export	uvm seg item pull imp	_	@ 813
lock_queue array 0 - num_last_regs integral 32 'd num_last_rsps integral 32 'd sb axi_sb - @4 mip uvm_analysis_imp_axi_master_monitor - @8 sip uvm_analysis_imp_axi_slave_monitor - @8 Fig 7.2 UVM Testbench components hierarchy. Fig 7.2 UVM Testbench components hierarchy. AXI VIP UVM Testbench	arbitration queue	array	0	_
num last_regs integral 32 'd num last_rsps integral 32 'd sb axi_sb - @4 mip uvm_analysis_imp_axi_master_monitor - @8 sip uvm_analysis_imp_axi_slave_monitor - @8 Fig 7.2 UVM Testbench components hierarchy. Fig 7.2 UVM Testbench AXI VIP UVM Testbench	lock mene	array	ŏ	_
num_last_rsps integral 32 'd sb axi_sb - @4 mip uvm_analysis_imp_axi_master_monitor - @8 sip uvm_analysis_imp_axi_slave_monitor - @8 Fig 7.2 UVM Testbench components hierarchy. Fig 7.2 UVM Testbench components hierarchy. AXI VIP UVM Testbench AXI VIP UVM Testbench AXI VIP UVM Testbench	num last rege	integral	32	141
ab axi_sb - @4 mip uvm_analysis_imp_axi_master_monitor - @8 sip uvm_analysis_imp_axi_slave_monitor - @8 Fig 7.2 UVM Testbench components hierarchy. Fig 7.2 UVM Testbench components hierarchy. AXI VIP UVM Testbench AXI VIP UVM Testbench AXI VIP UVM Testbench	num last rene	integral	32	141
mip sip uvm_analysis_imp_axi_master_monitor - 08 08 sip uvm_analysis_imp_axi_slave_monitor - 08 08 Fig 7.2 UVM Testbench components hierarchy. AXI VIP UVM Testbench AXI VIP UVM Testbench	ab	avi eb	52	8499
mip uvm_analysis_imp_axi_slave_monitor = eo sip uvm_analysis_imp_axi_slave_monitor = @8 Fig 7.2 UVM Testbench components hierarchy. AXI VIP UVM Testbench AXI VIP UVM Testbench	min	axi_sp	-	89455
Sip Uvin_anarysis_imp_axi_siave_monitor - es Fig 7.2 UVM Testbench components hierarchy. AXI VIP UVM Testbench AXI VIP UVM Testbench	nip nip	uvm_analysis_imp_axi_master_monitor	-	8003
AXI VIP UVM Testbench AXI VIP UVM Testbe	Fig 7.2 UV	M Testbench components hierarchy.		
Slave components Master componen	AXI VIP UVM 1	Testbench AXI VIP UV	M Tes	stber

Chapter 8

AXI VIP Features Result

8.1 AXI Fixed Brust type.

8.1.1 AXI Fixed Brust Write transection.

4	🍐 I	ACLK	-No					i (i r							
4	🍐 I	ARESET	-No				_			_								
-	🎸 I	AWID	-No	·	(1		17											
+	🍐 I	AWADDR	-No		(9a	5d72d4	Í a52f	7159										
+-	🍝 #	AWLEN	-No		(3													
	🍝 #	AWSIZE	-No		2													
	🍐 I	AWLOCK	-No		2													
	ء 🌜	AWBURST	-No		0													
	🍝	AWVALID	-No															
	🍐	AWREADY	-No															
+	<u>ن</u>	WID	-No		(1	_							۲ 7					
	<u>ن</u>	WDATA	-No		(16	d4e71	ľ e709	a8ch (23)	368.18h	10572	1e0h		18306	7e4h (223)	re06 Y8d9f	8061 Ídech	98h5	
	λ,	WSTB	-No		(F			<u>4000 / 20.</u>		10072			<u>, 0000</u>	<u>, 2200</u>	<u>, cas</u>			
	λ,		-No									1 I						
_	Δ,	WREADY	-No			_			_									
		MIAST	-No															
	X,	RID	-No									-					Y7	
		RDED	-No									-					^/	
	χ,		-No									-						
	7 '	ovacio	110															
	🔺 с	DDEADY																

Fig 8.1.1 Write FIXED Request.

- Master Initiate transection with NORMAL Access and FIXED Burst type.
- Slave response as OKAY to indicate success of NORMAL Access.

8.1.2 AXI Fixed Brust Read transection..



Fig 8.1.2 Read FIXED Request.

- Slave response with RDATA and RRESPONSE with NORMAL Access and FIXED Burst type.
- Slave response as OKAY to indicate success of NORMAL Access.

8.2 AXI INCR Brust type.

8.2.1 AXI INCR Brust Write transection.



Fig 8.2.1 Write INCR Request.

- Master Initiate transection with NORMAL Access and INCR Burst type.
- Slave response as OKAY to indicate success of NORMAL Access.

8.2.2 AXI INCR Brust Read transection.



Fig 8.2.2 Read INCR Request.

- Slave response with RDATA and RRESPONSE with NORMAL Access and INCR Burst type.
- Slave response as OKAY to indicate success of NORMAL Access.

8.3 AXI WRAP Brust type.

8.3.1 AXI WRAP Brust Write transection.



Fig 8.3.1 Write WRAP Request.

- Master Initiate transection with NORMAL Access and WRAP Burst type.
- Slave response as OKAY to indicate success of NORMAL Access.

8.3.2 AXI WRAP Brust Read transection.



Fig 8.3.2 Write WRAP Request.

- Slave response with RDATA and RRESPONSE with NORMAL Access and WRAP Burst type.
- Slave response as OKAY to indicate success of NORMAL Access.

8.4 AXI out of order response.

8.4.1 AXI INCR Brust, out_of_order feature Write transection.



Fig 8.4.1 out of order response.

- Master Initiate transection with NORMAL Access, INCR Burst type and out of order response number which is 3 here, Number of Transactions are 5.
- Slave response as OKAY to indicate success of NORMAL Access but in out of order.

8.5 AXI Interleaving Transection.

8.5.1 AXI INCR Brust, Interleaving feature Write transection.



Fig 8.5.1 Interleaving transection.

- Master Initiate transection, Interleaving transection with interleaving Depth = 3, NORMAL Access, INCR Burst type.
- In write request transfers of different transection are overlapping.
- First transfer of each transection happen first then it can interleave.
- Slave response as OKAY to indicate success of NORMAL Access.

8.6 AXI outstanding addresses.

8.6.1 AXI INCR Brust, outstanding feature Write transection.





- Master Initiate transection with NORMAL Access, WRAP Burst type with NUMBER_OF_OUTSTANDING_ADDR = 3.
- Slave response as OKAY to indicate success of NORMAL Access in order.

8.7 AXI exclusive Access.

8.7.1 AXI Exclusive Access Read Modified Write transection.





- Master Initiate First Read transection with EXLUSIVE Access, WRAP Burst type.
- Slave assign one EXLUSIVE address for particular Master.
- Slave response as EXOKAY to indicate success of Exclusive Access in order.



Fig 8.7.2 Exclusive read modified write transection.

- Master Initiate Second transection with EXLUSIVE Access, WRAP Burst type with write request.
- If master write happened with same on exclusive address, then slave give EXOKAY response, indicate success of Exclusive access otherwise give OKAY response to indicate fail of Exclusive access.

8.8 AXI Narrow Transection.

8.8.1 AXI Narrow transfer feature Write transection.



Fig 8.9.1 Exclusive read modified write transection.

- Master Initiate write transection with strobe value, WRAP Burst type and Normal Access.
- Slave accept data only which is valid only, strobe give information about how many bytes are valid in data.
- Slave response as OKAY to indicate success of NORMAL Access in order.

8.8.2 AXI Narrow transfer feature Read transection.



Fig 8.9.1 Exclusive read modified write transection.

- Master Initiate read transection, WRAP Burst type and Normal Access.
- Slave response as OKAY to indicate success of NORMAL Access in order.

8.10 Coverage Report.

Covergroups								
* Name	Class Type	Coverage	Goal	% of Goal S	tatus Included	Merge_instances	Get_inst_coverage	Comment
/axi_pkg/axi_coverage		99.40%						
- TYPE AXI_WRITE_CG		99.10%	100	99.10%	√	auto(1)	
CVP AXI_WRITE_CG::WR_ADDR_CP		100.00%	100	100.00	✓			
CVP AXI_WRITE_CG::WR_ID_CP		100.00%	100	100.00	\checkmark			
CVP AXI_WRITE_CG::WR_BRUST_SIZE_CP		100.00%	100	100.00	√			
CVP AXI_WRITE_CG::WR_BRUST_TYPE_CP		100.00%	100	100.00	\checkmark			
EVP AXI_WRITE_CG::WR_BRUST_LEN_WRAP_CP		100.00%	100	100.00	√			
CVP AXI_WRITE_CG::WR_BRUST_LEN_INCR_CP		100.00%	100	100.00	\checkmark			
EP Z CVP AXI_WRITE_CG::WR_BRUST_LEN_FIXED_CP		93.75%	100	93.75%	√			
🔄 🗾 TYPE AXI_READ_CG		99.10%	100	99.10% [√	auto(1)	
E- Z CVP AXI_READ_CG::RD_ADDR_CP		100.00%	100	100.00	\checkmark			
+- T CVP AXI_READ_CG::RD_ID_CP		100.00%	100	100.00	√			
EP CVP AXI_READ_CG::RD_BRUST_SIZE_CP		100.00%	100	100.00	√			
CVP AXI_READ_CG::RD_BRUST_TYPE_CP		100.00%	100	100.00	\checkmark			
EP CVP AXI_READ_CG::RD_BRUST_LEN_WRAP_CP		100.00%	100	100.00	√			
EVP AXI_READ_CG::WR_BRUST_LEN_INCR_CP		100.00%	100	100.00	\checkmark			
CVP AXI_READ_CG::WR_BRUST_LEN_FIXED_CP		93.75%	100	93.75% [√			
🔄 🗾 TYPE AXI_TRANSECTION_CG		100.00%	100	100.00	√	auto(0)	
— CVP AXI_TRANSECTION_CG::WR_RD_TRANSECTION_CP		100.00%	100	100.00	✓			
🕁 🗾 INST Vaxi_pkg::axi_coverage::AXI_TRANSECTION_CG		100.00%	100	100.00				0

• Functional coverage is process to measure of how much functionalities/features of the design have been covered by the tests.

1. AXI WRITE Cover group.

- Cover point for write address.
- Cover point for write ID.
- Cover point for write burst type.
- Cover point for write burst size.
- Cover point for write supported len for FIXED burst type.
- Cover point for write supported len for INCR burst type.
- Cover point for write supported len for WRAP burst type.

2. AXI READ Cover group.

- Cover point for read address.
- Cover point for read ID.
- Cover point for read burst type.
- Cover point for read burst size.
- Cover point for read supported len for FIXED burst type.
- Cover point for read supported len for INCR burst type.
- Cover point for read supported len for WRAP burst type.

3. AXI Transection cover Group

- Cover point for consecutive write requests.
- Cover point for a write request followed by a read request.
- Cover point for consecutive read requests.
- Cover point for a read request followed by a write request.

8.11 Assertion Report.

	Concurrent	SVA	on	0	0		0B	0B	0 ns	0 off	assert(@(posedge ACLK) disable if 🖌
⊕→ /top/sva1/assert_unk_not_permited_aw	Concurrent	SVA	on	0	1	•	0B	08	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
⊕→ /top/sva1/assert_awburst_not_permited_NR_state	Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off	assert(@(posedge ACLK) disable if 🖌
	Concurrent	SVA	on	0	1	•	0B	0B	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
⊕→ /top/sva1/assert_awburst_wrap_sp_len	Concurrent	SVA	on	0	0		OB	0B	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
⊕→ /top/sva1/assert_wdata_cnt_not_match_awlen	Concurrent	SVA	on	0	0	•	OB	08	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
	Concurrent	SVA	on	0	1		0B	OB	0 ns	0 off	assert(@(posedge ACLK) disable if 🖌
	Concurrent	SVA	on	0	1	•	0B	0B	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
	Concurrent	SVA	on	0	1		OB	OB	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
⊕→ /top/sva1/assert_b_stable_while_bvalid_high	Concurrent	SVA	on	0	1	•	OB	08	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
	Concurrent	SVA	on	0	1		OB	OB	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
	Concurrent	SVA	on	0	1	•	OB	08	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
	Concurrent	SVA	on	0	1		OB	0B	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
	Concurrent	SVA	on	0	0	•	0B	08	0 ns	0 off	assert(@(posedge ACLK) disable if 🖌
	Concurrent	SVA	on	0	1	•	OB	08	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
	Concurrent	SVA	on	0	1	•	OB	08	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
	Concurrent	SVA	on	0	0	•	OB	08	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
	Concurrent	SVA	on	0	1	·	0B	08	0 ns	0 off	assert(@(posedge ACLK) disable if 🖌
	Concurrent	SVA	on	0	1	•	OB	08	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
	Concurrent	SVA	on	0	1	•	OB	08	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
	Concurrent	SVA	on	0	1	•	0B	08	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸
	Concurrent	SVA	on	0	0	·	0B	OB	0 ns	0 off	assert(@(posedge ACLK) disable if 🗸

- Assertion is process to bound a design during simulation.
- In AXI VIP development write assertion for all axi channels.

8.12 Tools Used during AXI VIP Development.

- 1. Synopsys VCS for simulation and coverage.
- 2. Synopsys Verdi for wave form analyse.
- 3. Questa sim VSIM for simulation and waveform analyse.

Chapter 9

Conclusion.

- AMBA AXI- 3.0 protocols back-to-back VPI is developed successfully and it can be configured and inserted into a test bench for verifying a design with the help of different test cases.
- Now days complexity of RTL and SoCs are going to increase, verification of complex RTL and SoCs are going to very difficult to handle and it take a lot of time, so there is a need a develop standard verification environment so we can reuse to verify other standard IPs and it take less time to verify, Now most of SoCs uses AXI Protocol based on chip communication
- This Project work is carried out by designing AXI Master and AXI Slave with the help of System Verilog, Universal Verification Methodology (UVM) developed Verification IP(VIP) for AXI protocol.
- AXI 3.0 VIP is Back-to-Back VIP that mean, there are no any RTL are Present AXI Master and AXI slave are integrated back-to-back and communicate with the help of request and response based.
- This project verifies features of AXI which include FIXED Burst type, INCR Burst type, WAP Brust type, out of order transection completion, multiple outstanding address, interleaving transfers of different transection, narrow transfer.
- All the components and objects in the verification environment are developed using UVM which helps to reduce time to develop testbench and reduce verification time.
- 99.40 % of functional coverage was achieved by this project with regression pass to all of the test cases of AXI VIP.

Chapter 10

Reference

- AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ACE and ACE-Lite
- Mahesh G, Shaktivel SM. Functional Verification of the Axi2Ocp Bridge using System Verilog and effective bus utilization calculation for AMBA AXI 3.0 Protocol. IEEE Sponsored 2nd International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS). 2015. 2. Mahesh G, Shaktivel SM. Verification of Memory Transactions in AXI Protocol using System Verilog approach. IEEE ICCSP Conference. 2015.
- Naidu KJ, Srikanth M. Design and Verification of Slave block in Ethernet Management Interface using UVM. Indian Journal of Science and Technology. 2016 Feb; 9(5):1-7.
- 4. Universal Verification Methodology (UVM) 1.1 User'Guide, May,2011. 9. [9] UVM Cookbook, Mentor Graphics, Sept, 20
- 5. Mahesh G, Shaktivel SM. Verification of Memory Transactions in AXI Protocol using System Verilog approach. IEEE ICCSP Conference. 2015.
- 6. Chen CH, lu JC, Huang II. A Synthesizable AXI Protocol Checker for SoC Integration. IEEE Transl, ISOCC. 2010; 8:103-6
- AMBA AXI-4 Specification, Copyright ARM Limited. http://www.gstitt.ece.ufl.edu/courses/eel4720_5721/labs/ refs/AXI4_specification.pdf.
- 8. https://developer.arm.com/documentation/102202/latest/AXI-protocol-overview

• plagiarism report

