

Controllability and Observability Algorithm for 10-fanin-fanout Combinational Circuits

Vaishali Dhare¹, Usha Mehta²

¹Assistant Professor, Institute of Technology, Nirma University, Ahmedabad

²Associate Professor, Institute of Technology, Nirma University, Ahmedabad

vaishalidhare@gmail.com usha.mehta@nirmauni.ac.in

Abstract—Testability measures are controllability and observability. Controllability guides the test generation algorithms while setting a value to primary input (PI) in line justification problem. When more than one path are available for error propagation Observability finds which path is to be select. This paper describes controllability functions (CC0, CC1) and observability function (ob) for combinational circuits. The controllability functions and observability function are implemented using object oriented language C++ for circuit having 2-fanin-fanout, 8-fanin-fanout, and 10-fanin-fanout combinational circuit. ISCAS netlist format is used. The ISCAS 85 benchmark C17 circuits and C432 are used for analysis. The algorithm is used for and, nand, or, nor, exor, exnor and not gate. The flow charts and results for various combinational circuits are given in this paper.

Index Terms—Testability measures, controllability, observability, ISCAS.

I. INTRODUCTION

ATPG (Automatic Test Pattern Generation) is generally guided by the testability measures to choose a decision during justification and propagation [3]. Several heuristics, such as distance based testability measures, probabilistic measures, SCOAP measures [4], super-gate based measures, and correlation-based measures were introduced as testability measures. These measures serve as heuristics and represent the relative difficulty of justifying a gate value to a control input or propagating a fault effect to an observe point. The search process of any Test Generation algorithms involves two important decisions. The first one being to select one of the several unsolved problems existing at a certain stage in the execution of the algorithm, the second type is to select one possible way to solve the selected problem. Selection criteria differ mainly by the cost functions they are used to measure “difficulty”. Typically cost functions are of two types:

1. Controllability - For a digital circuit it is defined as the difficulty of setting a particular logic signal to state 0 or 1.
2. Observability - For a digital circuit it is defined as the difficulty of observing the state of a logic signal.

Controllability measures can be used both to select the most difficult line-justification problem, and then to select among the unspecified inputs of G the one that it is easiest to set to the controlling value of the gate. Observability measures can be used to select the gate from the D-frontier whose input error is the easiest to observe. Goldstein was the first one to implement a computer program to calculate those controllability and Observability values..


Testability analysis usually has two significant attributes [14]

- It involves topological analysis, but no test vectors. It is static type of analysis
- It has linear complexity, because otherwise testability analysis is pointless and one might as well as automatic test pattern generation (ATPG) or fault simulation

In this paper we discuss the testability measures combinational controllability 0-CC0, combinational controllability 1-CC1, and combinational observability – CO (Ob). All above testability measures are implemented using C++ for 2-fanin-fanout, 8-fanin-fanout and 10-fanin-fanout combinational circuits.


II. CONTROLLABILITY

If a and b are inputs of a gate and z is the output then the following are the controllability 0-CC0, controllability 1-CC1 values for input a and b. Values for different gates are shown in figure 1.



$$CC0 (Z) = \min (CC0 (a), CC0 (b)) + 1$$


$$CC1 (Z) = CC1 (a) + CC1 (b) + 1$$




$$\begin{aligned} CC0(Z) &= CC0(a) + CC0(b) + 1 \\ CC1(Z) &= \min(CC1(a), CC1(b)) + 1 \end{aligned}$$




$$\begin{aligned} CC0(Z) &= \min(CC0(a) + CC0(b), CC1(a) + CC1(b)) + 1 \\ CC1(Z) &= \min(CC1(a) + CC0(b), CC0(a) + CC1(b)) + 1 \end{aligned}$$




$$\begin{aligned} CC0(Z) &= CC1(a) + CC1(b) + 1 \\ CC1(Z) &= \min(CC0(a), CC0(b)) + 1 \end{aligned}$$



$$\begin{aligned} CC0(Z) &= \min(CC1(a), CC1(b)) + 1 \\ CC1(Z) &= CC0(a) + CC0(b) + 1 \end{aligned}$$



$$\begin{aligned} CC0(Z) &= \min(CC1(a) + CC0(b), CC0(a) + CC1(b)) + 1 \\ CC1(Z) &= \min(CC0(a) + CC0(b), CC1(a) + CC1(b)) + 1 \end{aligned}$$



$$\begin{aligned} CC0(Z) &= CC1(a) + 1 \\ CC1(Z) &= CC0(a) + 1 \end{aligned}$$

If net is fanout branch then the Controllability 0 -CC0 and Controllability1-CC1 values are the same as the stem Controllability 0 -CC0 and Controllability1-CC1 value respectively.

The controllability values for each node of C17 ISCAS85 Benchmark are shown in figure 2. Each line is labeled with (CC0, CC1) pair to show its controllabilities. All primary inputs (PI): 1,2,3,6 and 7 are assigned (1, 1). Line 8 and 9 emerging from 3 have same value as line 3. Similarly lines 20 and 21 have same value as that of 16 and lines 14 and 15 have same value as that of 11.

Since all are NAND gates the value for Controllability 0 -CC0 and Controllability1-CC1 are calculated as follows

$$\begin{aligned} CC0(Z) &= CC1(a) + CC1(b) + 1 \\ CC1(Z) &= \min(CC0(a), CC0(b)) + 1 \end{aligned}$$

We proceed from primary inputs upto primary output in the following ways

$$\begin{aligned} CC0(10) &= CC1(1) + CC1(8) + 1 = 3 \\ CC1(10) &= \min(CC0(1), CC0(8)) + 1 = 2 \end{aligned}$$

$$\begin{aligned} CC0(11) &= CC1(9) + CC1(6) + 1 = 3 \\ CC1(11) &= \min(CC0(9), CC0(6)) + 1 = 2 \end{aligned}$$

$$\begin{aligned} CC0(16) &= CC1(9) + CC1(6) + 1 = 4 \\ CC1(16) &= \min(CC0(9), CC0(6)) + 1 = 2 \end{aligned}$$

$$\begin{aligned} CC0(19) &= CC1(15) + CC1(7) + 1 = 4 \\ CC1(19) &= \min(CC0(15), CC0(7)) + 1 = 2 \end{aligned}$$

$$\begin{aligned} CC0(22) &= CC1(10) + CC1(20) + 1 = 5 \\ CC1(22) &= \min(CC0(10), CC0(20)) + 1 = 4 \end{aligned}$$

$$\begin{aligned} CC0(23) &= CC1(21) + CC1(19) + 1 = 5 \\ CC1(23) &= \min(CC0(21), CC0(19)) + 1 = 5 \end{aligned}$$

Figure 1. Controllability 0 -CC0 and Controllability1-CC1 values for different gates




Figure 2. ISCAS85 C17 benchmark circuit along with Controllability 0 -CC0 and Controllability1-CC1 values

III OBERVBAILTY

The observability value calculation for various gates is shown in figure 3.




Figure 3. Observability value for different gates

IV IMPLEMENTATION

The testability measures controllability 0 (CC0), controllability 1 (CC1) and observability (ob) is calculated using C++ language and stored in the form of array contains net number , CC0 ,CC1 , Ob .The program is generic which means used for any combinational circuit provided that the circuits should be in ISCAS (International Symposium on Circuit And systems) netlist format. In main program two functions are developed, one is controllability function to find CC0, CC1 values and other is observability function to find the observability values. Firstly We Initialized the output array which contains netno, controllability 0 (CC0), controllability 1(CC1) and Observability (observ), c_0 (CC0) and c_1 (CC1) to "0" since minimum value of it is "1" and Observability to "-1" since it has minimum value as '0". Search primary input (PI) from 3rd array of the netlist which contains net numbers which are primary input, assign c_0 and c_1 to net number i.e. PI as (1, 1). Call controllability function for each net. The Controllability function is developed separately, shown in figure 5. The C part in the flow chart of figure 4 shows the controllability function .To check whether controllability of all net are calculated or not, check whether output array for c_0 and c1 are non zero or not .If c_0 and c_1 is found "0" then repeat the process until c_0 and c_1 contains non zero value. Search primary output (PO) from 4th array of netlist which contains "0" value for primary output. Assign observability ob to "0". Call observability function (ob) for each net. Observability function is developed separately shown in figure 6. The O part of figure 4 shows the Observability function. To check whether the observability for all net are calculated or not ,check whether the output array for obs contains -1 or not .If it contains "-1" then repeat the process until it becomes non "-1" value. Write netno c_0, c_1, ob into output text file. The output text file contains the final result stored in the form of array which is discussed in results section.




Figure 4 .Flow chart of testability measures




Figure 5.Flow chart of controllability function

The controllability value for gate is calculated using calculations given in figure 1. We proceed from primary input which are set 1 for both the values CC0, CC1 initially upto primary output. If the primary output reaches and out if output array contains non zero value then the function exit.

The observability function is shown in figure 6. Firstly it finds out the net indices. If that net is primary output then return since we already stored Observability to "0" value. If it not primary output then it may be from or gate. If it is gate then it finds two inputs to that gate

Then function will calculate the observability for net under consideration using following rules

If gate type is

'and' : $ob(e) = obs(output_index) + c_1_sip + 1$

'nand' : $obs(e) = obs(output_index) + c_1_sip + 1$

'or' : $obs(e) = obs(output_index) + c_0_sip + 1$

'nor' : $obs(e) = obs(output_index) + c_0_sip + 1$

Where e is net index for the net under consideration

.output_index is the index for the net which is gate

output.c_1_sip is the controllability 1 of second input to

that gate and `c_0_sip` is the controllability 0 of the second input to that gate.

stem. For that purpose we have developed simple minimum function separately to find minimum of among all fanout branches.




Figure 6. Flow chart of observability function

V IMPLEMENTATION FOR 8-FANIN-FANOUT AND 10-FANIN-FANOUT CIRCUIT

Same logic given in flow chart shown in figure 4, 5, 6 is used to calculate the controllability 1- CC1, controllability 0-CC0 and observability -Ob for 8-fanin-fanout, 10 fanin -fanout circuits. The simple circuits are developed from ISCAS85 C17 circuit only to check the code written in C++ for 8-fanin-fanout, 10-fanin -fanout. Different netlists are created for 8-fanin-fanout, 10-fanin -fanout

circuit which follows the standard ISCAS netlist [10] format. The figure 7 shows circuit having some gates with 8-fanin-fanout gate. The figure 7 shows circuit having some gates with 8-fanin-fanout gate. These netlist are in text format which will apply to the program as an input. The net numbers are given arbitrarily .Separate programs are developed as per the same logic which is used for 2-fanin-fanout circuit with differences in various looping. In standard format 6th and 7th column of netlist contains net number which is inputs to the gate, instead of 2 columns or

the same we have 8 columns and 10 columns respectively for 8-fanin-fanout and 10 fanin-fanout circuit's netlist.




Figure 7. Combinational circuit with 8-fanin-fanout gate




Figure 8. Combinational circuit with 10-fanin-fanout gate

VI RESULTS

The snap shot of text file is shown in figure 9 which is generated output of the program written in C++ for ISCAS 85 C17 benchmark circuit.

netno	cc0	cc1	ob
1	1	1	5
2	1	1	6
3	1	1	5
8	1	1	5
9	1	1	7
6	1	1	7
7	1	1	6
10	3	2	3
11	3	2	5
14	3	2	5

netno	cc0	cc1	ob
11	3	2	5
14	3	2	5
15	3	2	5
16	4	2	3
20	4	2	3
21	4	2	3
19	4	2	3
22	5	4	0
23	5	5	0

Figure 9. Snap shot of output for ISCAS 85 C17 benchmark circuit

netno	cc0	cc1	ob
10	3	2	11
20	4	2	11
24	1	1	12
25	1	1	12
26	1	1	12
27	1	1	12
28	3	2	11
29	3	2	11
1	1	1	13
2	1	1	6
3	1	1	7
8	1	1	13
9	1	1	7
6	1	1	7
7	1	1	6
11	3	2	5
14	3	2	5
15	3	2	5
16	4	2	3
21	4	2	3
19	4	2	3

Net	0-CC0	1-CC1	ob
9	1	1	7
6	1	1	7
7	1	1	6
11	3	2	5
14	3	2	5
15	3	2	5
16	4	2	3
21	4	2	3
19	4	2	3
30	1	1	13
31	1	1	13
32	1	1	13
33	1	1	13
22	13	2	0
23	5	5	0

Figure 10.Snap shot of output for 8-fanin-fanout circuit of figure 7

Net	0-CC0	1-CC1	ob
10	3	2	12
20	4	2	12
24	1	1	13
25	1	1	13
26	1	1	13
27	1	1	13
28	3	2	12
29	3	2	12
1	1	1	14
2	1	1	6
3	1	1	7
8	1	1	14
9	1	1	7
6	1	1	7
7	1	1	6
11	3	2	5
14	3	2	5
15	3	2	5
16	4	2	3
21	4	2	3
19	4	2	3

Net	0-CC0	1-CC1	ob
9	1	1	7
6	1	1	7
7	1	1	6
11	3	2	5
14	3	2	5
15	3	2	5
16	4	2	3
21	4	2	3
19	4	2	3
30	1	1	14
31	1	1	14
32	1	1	14
33	1	1	14
34	1	1	13
35	1	1	13
22	12	2	0
23	5	5	0

Figure 11.Snap shot of output for 10-fanin-fanout circuit of figure 8

The first column of output windows shown in figure 9, 10, 11 contains the net number, second column contains controllability 0-CC0 value, third column contains controllability 1-CC1 value and forth column is for observability ob for corresponding net number.

VI CONCLUSION

The testability measures Controllability and Observability are successfully implemented using C++ language .The programs are generic, we can calculate testability measures for any combinational circuit with 2-fanin-fanout, 8-fanin-fanout, and 10fanin-fanout gates. The results for ISCAS 85 C17 and C432 circuit matches with manual calculation. The sample circuits of 8-fanin-fanout, 10-fanin-fanout are taken for analysis purpose, the results for these circuits are matches with manual calculation of testability measures.

REFERENCES

- [1] S.C. Chang, W.B. Jone and SS. Chang, "TAIR: Testability Analysis by Implication Reasoning", IEEE Trans on CAD, Vol. 19, No. 1, January 2000, pp. 152-160.
- [2] Nur A. Touba "Survey of Test Vector Compression Techniques" July–August 2006 IEEE Design & Test of Computers
- [3] Abramovici, M.A. Breuer and A.D. Friedman, "Digital Systems Testing and Testable Design", IEEE Press, NJ 1990
- [4] F. Breglez, "On Testability of Combinational Networks", Proceedings IEEE ISCAS, 1984, pp. 221-225
- [5] L.H. Goldstein, "Controllability/Observability Analysis of digital circuits", IEEE Transactions on Circuits and Systems, Vol. 26, September 1979, 1984, pp. 685-693
- [6] S.C. Seth, L. Pan and V.D Agrawal, "PREDICT: Probabilistic Estimation of Digital Circuit Testability, Proc of Fault Tolerant Computing Sys, 1985, pp. 220-225.
- [7] Goldstein, L.H.; Thigpen, E.L., SCOAP: Sandia Controllability/Observability Analysis Program Design Automation, 1980.
- [8] L.H. Goldstein & Evelyn .L.Thigpen, SCOAP : SANDIA Controllability/Observability analysis program, SANDIA national laboratories
- [9] L.H. Goldstein, Controllability/Observability analysis of digital circuits, Cadence workshop, Mt. Hood Oregon (1978)
- [10] David Bryan, ISCAS'85 benchmark circuits and netlist format, North Carolina State University
- [11] M. Abramovici and R. Aitken, "Error, Fault and Defect Diagnosis: A Detective Story," Tutorial, IEEE International Test Conference, 1997.
- [12] Hideo Fujiwara. FAN: A Fanout-Oriented Test Pattern Generation Algorithm. In Proceedings IEEE International Symposium on Circuits and Systems, pages 671–674, June 1985.
- [13] Miron Abramovici, Melvin A. Breuer, and Arthur D. Friedman, "Digital Systems Testing and Testable Design".Jaico Publication
- [14] Micheal Bushnell and Vishwani Agrawal, "Essentials of Electronic Testing".Springer Publication

