Please use this identifier to cite or link to this item:
http://10.1.7.192:80/jspui/handle/123456789/10059
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Patel, Ravi | - |
dc.date.accessioned | 2021-09-06T05:28:27Z | - |
dc.date.available | 2021-09-06T05:28:27Z | - |
dc.date.issued | 2021-06-01 | - |
dc.identifier.uri | http://10.1.7.192:80/jspui/handle/123456789/10059 | - |
dc.description.abstract | Manual design can occur with small number of transistors. As number of transis- tors increase through VLSI design, the amount of evaluation and decision making has become overwhelming. Computer-aided Design (CAD) tool automates this whole process, hence it reduces TTM (Time To Market). CAD tools allow large and com- plex problems to b | en_US |
dc.publisher | Institute of Technology | en_US |
dc.relation.ispartofseries | 21MECV11; | - |
dc.subject | EC 2021 | en_US |
dc.subject | Project Report 2021 | en_US |
dc.subject | EC Project Report | en_US |
dc.subject | Project Report | en_US |
dc.subject | 21MEC | en_US |
dc.subject | 21MECV | en_US |
dc.subject | 21MECV11 | en_US |
dc.subject | VLSI | en_US |
dc.subject | VLSI 2021 | en_US |
dc.subject | EC (VLSI) | en_US |
dc.title | Cloud | en_US |
dc.type | Dissertation | en_US |
Appears in Collections: | Dissertation, EC (VLSI) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
https www.communicationstoday.co.pdf | 21MECV11 | 22.81 MB | Adobe PDF | ![]() View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.