Please use this identifier to cite or link to this item:
http://10.1.7.192:80/jspui/handle/123456789/12403
Title: | Runtime Improvement of DDR and Rivosx6 Gen PCIE Controller |
Authors: | Paunikar, Aniket |
Keywords: | EC 2022 Project Report Project Report 2022 EC Project Report EC (VLSI) VLSI VLSI 2022 22MEC 22MECV 22MECV02 |
Issue Date: | 1-Jun-2024 |
Publisher: | Institute of Technology |
Series/Report no.: | 22MECV02; |
Abstract: | VLSI initiatives use sub-nanometer technology for a number of compelling reasons. First of all, it makes it possible for electronic components to get smaller, which raises the integration densities on chips. As a result, the integrated circuit’s physical size doesn’t rise proportionately, but its functionality and performance do.Second, increased power efficiency is a benefit of sub-nanometer technologies. Electronic devices become more energy-efficient due to the reduction in power consumption caused by smaller transistors and interconnects. This is essential in contemporary applications where battery life and power limitations are important factors. Additionally, because sub-nanometer technologies have shorter signal propagation delays, they enable quicker operating speeds. This is crucial for applications where quick and effective signal processing is required, including baseband processing.Subnanometer technology adoption in VLSI projects generally tries to strike a balance between expanded functionality, better power efficiency, improved performance, and the capacity to satisfy the demands of new technologies in a smaller form factor. This thesis uses state-of-the-art sub-nanometer technology to physically build the baseband block. The main objective is to create a highly efficient baseband processing unit with dimensions less than one nanometer by designing and fabricating it using advances in semiconductor techniques. This project involves complex circuit design, painstaking layout optimisation, and overcoming obstacles related to sub-nanometer technologies. Through a thorough understanding of the practical aspects of baseband block implementation, the research aims to improve integrated circuit performance, maximise power efficiency, and augment overall functionality. The result of this effort advances VLSI technology and opens the door for baseband processing in electronic systems of the future that is more powerful, compact, and energy-efficient. |
URI: | http://10.1.7.192:80/jspui/handle/123456789/12403 |
Appears in Collections: | Dissertation, EC (VLSI) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
22MECV02.pdf | 22MECV02 | 2.13 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.