Please use this identifier to cite or link to this item:
http://10.1.7.192:80/jspui/handle/123456789/1796
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Vora, Santosh C. | - |
dc.contributor.author | Satish, L. | - |
dc.date.accessioned | 2010-12-11T08:48:34Z | - |
dc.date.available | 2010-12-11T08:48:34Z | - |
dc.date.issued | 2010-08 | - |
dc.identifier.uri | http://hdl.handle.net/123456789/1796 | - |
dc.description | IEEE Transactions on Instrumentation and Measurement, 59 (8) August, 2010, Page No. 2215-2222 | en |
dc.description.abstract | Static characteristics of an analog-to-digital converter (ADC) can be directly determined from the histogrambased quasi-static approach by measuring the ADC output when excited by an ideal ramp/triangular signal of sufficiently low frequency. This approach requires only a fraction of time compared to the conventional dc voltage test, is straightforward, is easy to implement, and, in principle, is an accepted method as per the revised IEEE 1057. However, the only drawback is that ramp signal sources are not ideal. Thus, the nonlinearity present in the ramp signal gets superimposed on the measured ADC characteristics, which renders them, as such, unusable. In recent years, some solutions have been proposed to alleviate this problem by devising means to eliminate the contribution of signal source nonlinearity. Alternatively, a straightforward step would be to get rid of the ramp signal nonlinearity before it is applied to the ADC. Driven by this logic, this paper describes a simple method about using a nonlinear ramp signal, but yet causing little influence on the measured ADC static characteristics. Such a thing is possible because even in a nonideal ramp, there exist regions or segments that are nearly linear. Therefore, the task, essentially, is to identify these near-linear regions in a given source and employ them to test the ADC, with a suitable amplitude to match the ADC full-scale voltage range. Implementation of this method reveals that a significant reduction in the influence of source nonlinearity can be achieved. Simulation and experimental results on 8- and 10-bit ADCs are presented to demonstrate its applicability. | en |
dc.relation.ispartofseries | ITFEE007-4 | en |
dc.subject | Analog-to-Digital Converter (ADC) Static Characteristics | en |
dc.subject | ADC Testing | en |
dc.subject | Best Segment Identification | en |
dc.subject | Nonlinear Ramp | en |
dc.subject | Quasi-Static Histogram Testing | en |
dc.subject | Ramp Testing | en |
dc.subject | Electrical Faculty Paper | en |
dc.subject | Faculty Paper | en |
dc.subject | ITFEE007 | en |
dc.title | ADC Static Characterization Using Non-Linear Ramp Signal | en |
dc.type | Faculty Papers | en |
Appears in Collections: | Faculty Papers, EE |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
ITFEE007-4.pdf | ITFEE007-4 | 894.77 kB | Adobe PDF | ![]() View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.