1. DSpace at Nirma University
  2. 02. Institute of Technology
  3. Electronics and Communication Engineering Department
  4. Dissertation, EC (VLSI)
Please use this identifier to cite or link to this item: http://10.1.7.192:80/jspui/handle/123456789/3485
Full metadata record
DC FieldValueLanguage
dc.contributor.authorPatel, Ashish-
dc.date.accessioned2012-06-26T08:32:48Z-
dc.date.available2012-06-26T08:32:48Z-
dc.date.issued2012-06-01-
dc.identifier.urihttp://10.1.7.181:1900/jspui/123456789/3485-
dc.description.abstractIn semiconductor industry, technology changes very fast. So now a day TTM (Time To Market) becomes very short. So it has become very necessary to estimate the die size before implementation of any chip. This project deals with a GUI which shows the IO cells require according to parameters (i.e. voltage, frame, frequency etc.) to build IO Ring. This GUI provides IO Portfolio and Ring solution in 45nm technology. You can use this tool for any technology to estimate the die size of any IO Ring.en_US
dc.publisherInstitute of Technologyen_US
dc.relation.ispartofseries10MECV25en_US
dc.subjectEC 2010en_US
dc.subjectProject Report 2010en_US
dc.subjectEC Project Reporten_US
dc.subjectProject Reporten_US
dc.subject10MECen_US
dc.subject10MECVen_US
dc.subject10MECV25en_US
dc.subjectVLSIen_US
dc.subjectVLSI 2010en_US
dc.subjectEC (VLSI)en_US
dc.titleGUI based Die Size Estimation Tool with IO Portfolio Selection Systemen_US
dc.typeDissertationen_US
Appears in Collections:Dissertation, EC (VLSI)

Files in This Item:
File Description SizeFormat 
10MECV25.pdf10MECV251.23 MBAdobe PDFThumbnail
View/Open
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.