Please use this identifier to cite or link to this item: http://10.1.7.192:80/jspui/handle/123456789/454
Full metadata record
DC FieldValueLanguage
dc.contributor.authorValandas, Vijay Kumar-
dc.date.accessioned2009-02-03T09:26:56Z-
dc.date.available2009-02-03T09:26:56Z-
dc.date.issued2006-06-01-
dc.identifier.urihttp://hdl.handle.net/123456789/454-
dc.description.abstractThe PCI Local Bus is a high performance bus for interconnecting chips, expansion boards, and processor/memory subsystems. It originated at Intel in the early 1990s as a standard method of interconnecting chips on a board. It was later adopted as an industry standard administered by the PCI Special Interest Group, or "PCI SIG". Under the PCI SIG the definition of PCI was extended to define a standard expansion bus interface connector for add-in boards. The Peripheral Component Interconnect (PCI) bus was created to meet the need for greater bus bandwidth resulting from the data bottleneck created by graphics intensive operating systems. The PCI bus is a local bus design which means that the bus is closer in architecture location to a system‘s processor bus. By removing the bottleneck on high bandwidth function cards such as video, SCSI, and LAN cards, large performance gains are possible. The PCI bus is a 32 bit, 33 MHz bus (132 MB/s peak) with a transparent extension to 64 bit and up to 66 MHz (528 MB/s peak). This extension, along with PCI processor independence, results in a bus with longevity. The PCI Local Bus has been designed to meet the requirement of industry standard, high performance local bus architecture that offer low cost. While primary focus is that its new standard also accommodates future system requirements and be applicable across multiple platform and architectures. The PCI component and add-in card interface is processor independent, enabling at efficient transition to future processor Generations and use with multiple processor architectures. Processor independence allows the PCI Local Bus to be optimized for I/O functions enables concurrent operation of the local bus with the processor/memory subsystem and accommodates multiple high performance peripherals in addition to graphics. The PCI Local Bus standard offers additional benefit to users of PCI based systems. Configuration registers are specified for PCI components and add-in cards. A system with embedded auto configuration software offers true ease-of-use for the system user by automatically configuring PCI add-in cards at power on. Application developers, VARs, ISVs and OEMs can now take advantage of the growing availability of PCI based computing platforms on which to base their computer telephony systems with some of Dialogic‘s most popular voice processing products. These products are the industry‘s most robust, scalable, and widely deployed analog and digital network interface and voice resources for deploying CT applications on a worldwide basis. They enable the most demanding applications including: unified messaging, Internet-based communication, interactive voice response, open media servers, and automatic call distribution systems deployed in the enterprise and public network.en
dc.language.isoen_USen
dc.publisherInstitute of Technologyen
dc.relation.ispartofseries04MEC020en
dc.subjectEC 2004en
dc.subjectProject Report 2004en
dc.subjectEC Project Reporten
dc.subjectProject Reporten
dc.subject04MECen
dc.subject04MEC020en
dc.subjectVLSI-
dc.subjectVLSI 2004-
dc.titlePCI Target Interface Core Revision 2.2en
dc.typeDissertationen
Appears in Collections:Dissertation, EC (VLSI)

Files in This Item:
File Description SizeFormat 
04MEC020.pdf04MEC0202.27 MBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.