Please use this identifier to cite or link to this item: http://10.1.7.192:80/jspui/handle/123456789/5964
Full metadata record
DC FieldValueLanguage
dc.contributor.authorJoshi, Mrunmayee-
dc.date.accessioned2015-08-11T08:00:22Z-
dc.date.available2015-08-11T08:00:22Z-
dc.date.issued2015-06-01-
dc.identifier.urihttp://hdl.handle.net/123456789/5964-
dc.description.abstractIn today`s speedily growing world of VLSI circuits, test quality has significant effect on the quality of the product. The increase in complexity of VLSI circuit has made testing more tedious and tough. So devising good tests is one of the most important steps in manufacturing quality microcircuit. Higher quality tests enable screening of chips and also discover defective chips before they leave the manufacturing plant .The quality of the test is represented by its fault coverage through the fault simulation process. The most effective way to test a circuit is to observe its behavior by building a logic model and then using these logic models to check the physical character of the circuit. These logic models are called as the fault models. High testing quality minimizes DPM (Defective parts per million) and thus can significantly reduce manufacturing costs and the probability of defective chips shipping out. The graphics processing unit (GPU) has become an integral part of today's mainstream computing systems. In multimedia technology, Graphics is the key element. So it should be made sure that it is fault free. There are many different ways to make it fault free mentioned in this report. This project work aims to come up with different methodology to develop test content for Intel's Graphics Processor Unit (GPU) that will meet the fault coverage target.en_US
dc.publisherInstitute of Technologyen_US
dc.relation.ispartofseries13MECV08;-
dc.subjectEC 2013en_US
dc.subjectProject Reporten_US
dc.subjectProject Report 2013en_US
dc.subjectEC Project Reporten_US
dc.subjectEC (VLSI)en_US
dc.subjectVLSIen_US
dc.subjectVLSI 2013en_US
dc.subject13MECen_US
dc.subject13MECVen_US
dc.subject13MECV08en_US
dc.titleTest Content Development For Next Generation Graphicsen_US
dc.typeDissertationen_US
Appears in Collections:Dissertation, EC (VLSI)

Files in This Item:
File Description SizeFormat 
13MECV08.pdf13MECV082.66 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.