Please use this identifier to cite or link to this item: http://10.1.7.192:80/jspui/handle/123456789/8517
Full metadata record
DC FieldValueLanguage
dc.contributor.authorWagle, Juhi-
dc.date.accessioned2019-07-20T07:55:02Z-
dc.date.available2019-07-20T07:55:02Z-
dc.date.issued2017-06-01-
dc.identifier.urihttp://10.1.7.192:80/jspui/handle/123456789/8517-
dc.description.abstractThis project involves software development for PCI Express communication and Aurora protocol on Xilinxs Zynq-7045 SoC based ZC 706 Evaluation board with Vivado Design Suite. Study of PCI Express serial bus and software development is targeted for PCI Express communication with a host system. ZC706 Supports PCI Express Gen 1 and Gen 2 Capability with x4, x2, or x1 Gen 1 and Gen 2 lane width. *Communication of multiple ZC706 boards using PCI Express is also envisaged to increase the channel count. For communication between multiple Zynq boards, Aurora which is a scalable, lightweight, link-layer protocol that is used to move data across point-to-point serial links are used. Aurora provides a transparent interface to the physical layer, allowing upper layers of proprietary or industry-standard protocols to easily use high-speed transceivers. Depends on availability of the additional ZC706 board.en_US
dc.publisherInstitute of Technologyen_US
dc.relation.ispartofseries15MECE08;-
dc.subjectEC 2015en_US
dc.subjectProject Reporten_US
dc.subjectProject Report 2015en_US
dc.subjectEC Project Reporten_US
dc.subjectEC (ES)en_US
dc.subjectEmbedded Systemsen_US
dc.subjectEmbedded Systems 2015en_US
dc.subject15MECen_US
dc.subject15MECEen_US
dc.subject15MECE08en_US
dc.titleSoftware Development for PCI Express and Aurora Protocolen_US
dc.typeDissertationen_US
Appears in Collections:Dissertation, EC (ES)

Files in This Item:
File Description SizeFormat 
15MECE08.pdf15MECE086.32 MBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.