Please use this identifier to cite or link to this item: http://10.1.7.192:80/jspui/handle/123456789/8805
Full metadata record
DC FieldValueLanguage
dc.contributor.authorGohil, Monishka-
dc.date.accessioned2019-08-30T08:22:53Z-
dc.date.available2019-08-30T08:22:53Z-
dc.date.issued2018-06-01-
dc.identifier.urihttp://10.1.7.192:80/jspui/handle/123456789/8805-
dc.description.abstractFMCW, FMICW and Pulse wave RF signals based Radar altimeters are used for measurement of correct distance between the ground or the object below it in all weather condition. The Antenna and Radome Assembly, RF Transceiver Module, DSP Module alongwith Power Supply Card are the main sub-systems of Radar Altitude Sensor. The transmitted signal has to be correctly and instantly extracted by the system from the received signal; hence, it is mandatory to build a system with high SNR. To achieve good results, accurate hardware selection and interfacing it with the FPGA is also an important task. Then after, the Analog signal is converted into a digital form and a Filter has to be selected according to the output of DDS signal. The proposed project is to develop and design a well interfaced system according to the requirements of the altimeter. The assigned project work involves selection of appropriate DDS and interfacing it with the FPGA(here : Virtex-6 Zync) to be used for Radar Altimeter. For nalizing the interfacing scheme, detail study of whole system as well as systems component is done during the project. Following the finalization of interfacing components, a VHDL code has been developed to interface and configure various peripheral components with Virtex-6 and Zync FPGA. The functionality of components has been tested and validated for intended application.en_US
dc.publisherInstitute of Technologyen_US
dc.relation.ispartofseries16MECC04;-
dc.subjectEC 2016en_US
dc.subjectProject Reporten_US
dc.subjectProject Report 2016en_US
dc.subjectEC Project Reporten_US
dc.subjectEC (Communication)en_US
dc.subjectCommunicationen_US
dc.subjectCommunication 2016en_US
dc.subject16MECCen_US
dc.subject16MECC04en_US
dc.subjectISE Design Suiten_US
dc.subjectMS-Officeen_US
dc.subjectMatlaben_US
dc.subjectGenesysen_US
dc.subjectVivado Design Suiten_US
dc.titleInterfacing Of DDS With FPGAen_US
dc.typeDissertationen_US
Appears in Collections:Dissertation, EC (Communication)

Files in This Item:
File Description SizeFormat 
16MECC04.pdf16MECC045.47 MBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.