Please use this identifier to cite or link to this item:
http://10.1.7.192:80/jspui/handle/123456789/9146
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kapoor, Sejal | - |
dc.date.accessioned | 2020-07-20T05:03:00Z | - |
dc.date.available | 2020-07-20T05:03:00Z | - |
dc.date.issued | 2019-06-01 | - |
dc.identifier.uri | http://10.1.7.192:80/jspui/handle/123456789/9146 | - |
dc.description.abstract | The need to have a better productivity, improved quality comes a long way from the inception of industrialization to the current growing trends in technology and will be thought in future as well. With the increase in design complexity and stringent time to market requirements, it is important that productivity improvement measures are taken to help designers to be in pace with the demands. At each phase of a backend design, various utilities and functionalities are used to increase layout productivity and improve kit quality by incorporating automation. Custom layout functionalities include migration which is conversion of an internal database to an external industry standard database; test case creation for testing of tools, flows and technologies in by Design Quality Analysis; enabling industry standard layout editing custom place and route tools and analyzing electrical parameters. This project aims at enabling automation in these layout utilities used in a design which will try to enhance node-node and dot-dot process migration flows and support, continuously improve Quality Analysis coverage, improve productivity of mask designers by feed forwarding electrical parameters early in the flow, reducing number of iterations in backend design flow and deliver high quality custom utilities. | en_US |
dc.publisher | Institute of Technology | en_US |
dc.relation.ispartofseries | 17MECV08; | - |
dc.subject | EC 2017 | en_US |
dc.subject | Project Report | en_US |
dc.subject | Project Report 2017 | en_US |
dc.subject | EC Project Report | en_US |
dc.subject | EC (VLSI) | en_US |
dc.subject | VLSI | en_US |
dc.subject | VLSI 2017 | en_US |
dc.subject | 17MEC | en_US |
dc.subject | 17MECV | en_US |
dc.subject | 17MECV08 | en_US |
dc.title | Automation Techniques to Improve Custom Layout Productivity and Process Design Kit Quality | en_US |
dc.type | Dissertation | en_US |
Appears in Collections: | Dissertation, EC (VLSI) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
17MECV08.pdf | 17MECV08 | 4.72 MB | Adobe PDF | ![]() View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.