1. DSpace at Nirma University
  2. 02. Institute of Technology
  3. Computer Engineering Department
  4. Dissertation, CE (DS)
Please use this identifier to cite or link to this item: http://10.1.7.192:80/jspui/handle/123456789/10603
Full metadata record
DC FieldValueLanguage
dc.contributor.authorTrivedi, Zankruti-
dc.date.accessioned2022-02-03T09:30:21Z-
dc.date.available2022-02-03T09:30:21Z-
dc.date.issued2021-06-01-
dc.identifier.urihttp://10.1.7.192:80/jspui/handle/123456789/10603-
dc.description.abstractThe majority of processing on a computer takes place in software running on the CPU. It's possible, however, to create a separate processor specifically designed to perform a multiple tasks or even just a single task. Utilizing a separate processor like this is called hardware-acceleration. Hardware-acceleration comes with two main performance benefits. Firstly, processors designed to perform specific types of tasks are faster and more efficient at performing a task than a CPU would be. Secondly, by off-loading that processing load, the CPU has more processing power free to allocate to other tasks. The significance and purpose of this work is to provide tool to automate test suite generation process for one such engine. With the help of this project, user can generate/manage test suites and can view reports at one place.en_US
dc.publisherInstitute of Technologyen_US
dc.relation.ispartofseries19MCED17;-
dc.subjectComputer 2019en_US
dc.subjectProject Reporten_US
dc.subjectComputer Project Reporten_US
dc.subjectProject Report 2019en_US
dc.subject19MCEen_US
dc.subject19MCEDen_US
dc.subject19MCED17en_US
dc.subjectCE (DS)en_US
dc.subjectDS 2019en_US
dc.titleDashboard for Test Suite Generationen_US
dc.typeDissertationen_US
Appears in Collections:Dissertation, CE (DS)

Files in This Item:
File Description SizeFormat 
19MCED17.pdf19MCED174.91 MBAdobe PDFThumbnail
View/Open
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.