Please use this identifier to cite or link to this item: http://10.1.7.192:80/jspui/handle/123456789/11924
Full metadata record
DC FieldValueLanguage
dc.contributor.authorPatel, Ayush Ashok-
dc.date.accessioned2023-08-21T07:28:20Z-
dc.date.available2023-08-21T07:28:20Z-
dc.date.issued2023-06-01-
dc.identifier.urihttp://10.1.7.192:80/jspui/handle/123456789/11924-
dc.description.abstractAn advanced microcontroller can have numerous configurations based on the applications and its power requirement depends on such configurations. This paper proposed a methodology to estimate the power consumption of microcontroller application using the Machine Learning models. The model is developed from device configuration and measurement data captured from the physical device. Two ways of model development approach Flat and Hierarchical, are presented in this paper. With flat model approach the error % is nearly around ±10% and with hierarchical model, the error % is around ±5%. Estimating the energy consumption of applications is a key aspect in optimizing automotive microcontroller embedded systems energy consumption. Power constraints are increasingly becoming the critical component of the design specification of these systems. A new approach for power analysis of automotive microcontroller is being proposed. The idea is to look at the power consumption in an automotive microcontroller from the point of view of the actual software or instructions executing on the processor. The basic component of this approach is a measurement based, instruction-level power analysis technique. The technique allows for the development of an instruction-level power model for the given processor, which can be used to evaluate software in terms of the power consumption, and for exploring the optimization of software for lower power.en_US
dc.publisherInstitute of Technologyen_US
dc.relation.ispartofseries21MECV07;-
dc.subjectEC 2021en_US
dc.subjectProject Report 2021en_US
dc.subjectEC Project Reporten_US
dc.subjectEC (VLSI)en_US
dc.subjectVLSIen_US
dc.subjectVLSI 2021en_US
dc.subject21MECen_US
dc.subject21MECVen_US
dc.subject21MECV07en_US
dc.titleLow Power Checks and Power Estimation at RTL Levelen_US
dc.typeDissertationen_US
Appears in Collections:Dissertation, EC (VLSI)

Files in This Item:
File Description SizeFormat 
21MECV07.pdf21MECV071.91 MBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.