Please use this identifier to cite or link to this item:
http://10.1.7.192:80/jspui/handle/123456789/2414
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Shah, Kajal P . | - |
dc.date.accessioned | 2011-07-05T06:41:15Z | - |
dc.date.available | 2011-07-05T06:41:15Z | - |
dc.date.issued | 2011-06-01 | - |
dc.identifier.uri | http://hdl.handle.net/123456789/2414 | - |
dc.description.abstract | In recent years, much attention has been focused upon the development of static thyristor inverters to supply high frequency power to induction heating loads. Induc- tion heating can be used for any application where we want to heat an electrically conductive material in a clean, e cient and controlled manner. From the block dia- gram of the whole system, we are required to have voltage and current signals from H-bridge inverter. These signals are then compared with reference signals. Based on the di erence between actual and reference ring of 3-phase full wave recti er is changed.In the same manner voltage across the parallel load is sensed and is com- pared with reference voltage i.e. zero voltage. According to that H-bridge thyristors are red. Thus simulations are performed with the basic circuits. Parallel resonant circuit is placed as a load of H-bridge inverter. Programming is for the ring scheme of H-bridge thyristors and 3-phase full wave recti er.'C' language will be used for programming in ICC AVR.For downloading and debugging AVR STUDIO is to be used.Using IC- CAVR and AVRstudio tools, demo programming has been developed.It is based on single-phase.Power circuit consists of a pair of SCR and diode.The logic remains same with the three-phase.The starting problem is also a typical problem which is to be solved.For that di erent circuits are discussed.The circuit and logic for recti- er has been devloped.The DC current is achieved from 3-phase full wave recti er circuit.Logic has been developed for H-bridge inverter.The current has to be sensed across LC parallel resonant circuit.Flip op logic is generated with the use of OR and AND gate circuit. iv | en_US |
dc.publisher | Institute of Technology | en_US |
dc.relation.ispartofseries | 09MEE015 | en_US |
dc.subject | Electrical 2009 | en_US |
dc.subject | Project Report 2009 | en_US |
dc.subject | Electrical Project Report | en_US |
dc.subject | Project Report | en_US |
dc.subject | EE (PEMD) | en_US |
dc.subject | Power Electronics, Machines & Drives | en_US |
dc.subject | 09MEE | en_US |
dc.subject | 09MEE015 | en_US |
dc.subject | PEMD | en_US |
dc.subject | PEMD 2009 | en_US |
dc.title | Medium Frequency Induction Furnace | en_US |
dc.type | Dissertation | en_US |
Appears in Collections: | Dissertation, EC (VLSI) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
09MEE015.pdf | 09MEE015 | 7.98 MB | Adobe PDF | ![]() View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.