Please use this identifier to cite or link to this item: http://10.1.7.192:80/jspui/handle/123456789/4696
Full metadata record
DC FieldValueLanguage
dc.contributor.authorPatil, Kasturi D.-
dc.date.accessioned2014-07-18T09:55:09Z-
dc.date.available2014-07-18T09:55:09Z-
dc.date.issued2014-06-01-
dc.identifier.urihttp://hdl.handle.net/123456789/4696-
dc.description.abstractWith computing systems these days having the capability of being driven by natural interfaces such as gestures, speech recognition, etc., there is an ever growing need for the systems being built in the future to have more complexity in different domains and hence heavy computing capability to support the underlying Perceptual Computing algorithms. In particular Object detection and recognition of Machine Vision are heavy on compute; also ISP/GPU processors are not very efficient for data manipulation to feed into detection/extraction stages since these stages require data to be extracted from different locations of the integral image. There is a need for efficient extraction of these data elements. Most of the fast implementations of machine vision algorithms for Object recognition make use of Integral Image based (32 bit) processing, and this is not very efficient to be processed on an ISP. The Project aims at improvement of power-performance and alleviating workloads for machine learning algorithms like GMM(Gaussian Mixture Model), KNN(K-Nearest Neighbor), DBNN(Deep Belief Neural Network), CDBNN(Convolutional Deep Belief Neural Network) by providing custom accelerator. The algorithms that have been identified with a common structure for acceleration are GMM for speech based Senone classifier, K Nearest Neighbor (KNN) basedClassifier (Object). Some of the motivating factors for an accelerator of this nature is to be very efficient for a class of Detection/Feature Extraction, Classification and Machine Learning algorithms including Speech based, with the help of this project much better metrics for performance/power/price can be obtained as compared to ISP/GPU based general purpose based vector DSP systems, and this proposed architecture is highly scalable and configurable.en_US
dc.publisherInstitute of Technologyen_US
dc.relation.ispartofseries12MECC34;-
dc.subjectEC 2012en_US
dc.subjectProject Reporten_US
dc.subjectProject Report 2012en_US
dc.subjectEC Project Reporten_US
dc.subjectEC (Communication)en_US
dc.subjectCommunicationen_US
dc.subjectCommunication 2012en_US
dc.subject12MECCen_US
dc.subject12MECC34en_US
dc.titleModeling SYSTEMC and TLM2.0 models for various elements of PercSense Architecture for Machine learning IPen_US
dc.typeDissertationen_US
Appears in Collections:Dissertation, EC (Communication)

Files in This Item:
File Description SizeFormat 
12MECC34.pdf12MECC341.25 MBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.