Please use this identifier to cite or link to this item: http://10.1.7.192:80/jspui/handle/123456789/9134
Full metadata record
DC FieldValueLanguage
dc.contributor.authorRami, Kush-
dc.date.accessioned2020-07-17T10:04:32Z-
dc.date.available2020-07-17T10:04:32Z-
dc.date.issued2019-06-01-
dc.identifier.urihttp://10.1.7.192:80/jspui/handle/123456789/9134-
dc.description.abstractTo increase the performance of ARM System on chip(SoC) subsystem, need to increase the data flow from system components to memory. This report focuses on how advanced micro controller bus architecture(AMBA) protocol can be expanded from 128bit to 256bit data width on the bus. To make this possible, one internal module is developed which takes care of all protocol specification and rules. The generated module is verified by number of tests which includes read and write trans- actions. The UVM test bench is developed for this particular unit level verification, for which protocol checkers are implemented and performance counter will measure successful number of transaction. After that performance parameters of the system will be evaluated and the module will be integrated in the subsystem to increase the data flow. This project can be extended to for protocol like ACE and CHI.en_US
dc.publisherInstitute of Technologyen_US
dc.relation.ispartofseries17MECE15;-
dc.subjectEC 2017en_US
dc.subjectProject Reporten_US
dc.subjectProject Report 2017en_US
dc.subjectEC Project Reporten_US
dc.subjectEC (ES)en_US
dc.subjectEmbedded Systemsen_US
dc.subjectEmbedded Systems 2017en_US
dc.subject17MECen_US
dc.subject17MECEen_US
dc.subject17MECE15en_US
dc.titleDesign and Implementation of AXI UPSIZER DOWNSIZER for GPU based Subsystemen_US
dc.typeDissertationen_US
Appears in Collections:Dissertation, EC (ES)

Files in This Item:
File Description SizeFormat 
17MECE15.pdf17MECE151.46 MBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.