Please use this identifier to cite or link to this item: http://10.1.7.192:80/jspui/handle/123456789/9514
Full metadata record
DC FieldValueLanguage
dc.contributor.authorBhati, Priyanka-
dc.date.accessioned2021-01-04T06:23:36Z-
dc.date.available2021-01-04T06:23:36Z-
dc.date.issued2020-06-01-
dc.identifier.urihttp://10.1.7.192:80/jspui/handle/123456789/9514-
dc.description.abstractIntel's System on chip(SoC) features a new set of Intel Uncore Intellectual Property (IP) for every generation. With this enhancement's it becomes difficult to maintain the commonality between the different project running in parallel. This project involve working on development of new features for Intel's upcoming processor, focusing on BIOS development for IPs residing on North or Uncore part of SOC. The main purpose is to create a single silicon package that supports all the upcoming platforms having different generation of IP's. There is a need to identify the commonality between current generation with next generation, so that same IP code can be plug/unplug into next generation based on the requirement. The IP based silicon support architecture allows us to reuse firmware code for IP across dies. The idea of having convergence in IP code, it will reduce efforts while enabling IP on new platform/generation. The single silicon package is intended to provide chipset initialization code for an arbitrary number of platforms at once. Debugging is an important aspect for a developer. For every phase of software life-cycle, debug tool plays an important aspect. For the Unified Extensible Firmware Interface (UEFI) development there requires a need for developing debug tool which is platform independent and which cuts the cost of time and manual validation.en_US
dc.publisherInstitute of Technologyen_US
dc.relation.ispartofseries18MCEC02;-
dc.subjectComputer 2018en_US
dc.subjectProject Report 2018en_US
dc.subjectComputer Project Reporten_US
dc.subjectProject Reporten_US
dc.subject18MCEen_US
dc.subject18MCECen_US
dc.subject18MCEC02en_US
dc.titleUncore IP BIOS Development for Intel's Next Generation Processoren_US
dc.typeDissertationen_US
Appears in Collections:Dissertation, CE

Files in This Item:
File Description SizeFormat 
18MCEC02.pdf18MCEC021.68 MBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.