Design & Simulation of 1.8-V 2-Bit CMOS Flash ADC in 0.35μm

Abstract

CMOS VLSI is progressing at fast rate for decades and dominating most of markets in digital circuit areas. The design and optimization of a high-speed low-voltage CMOS flash analogto- digital converter (ADC) are presented in this paper. This paper describes a 2-bit Flash Analog to digital converter (ADC) implemented in 0.35 μm CMOS TSMC technology. Basic blocks of Flash ADC, comparator, encoder have been implemented. The used analog power supply is only 1.8 V. Power dissipation of the implemented ADC is 2.79mw. and total active area 0.0456 mm2 Simulation result of each block as well as each stage is presented.