Please use this identifier to cite or link to this item: http://10.1.7.192:80/jspui/handle/123456789/4749
Title: Interface Circuit Design for MEMS Based Piezoresistive Accelerometer
Authors: Parashar, Ashish Kumar
Keywords: EC 2012
Project Report
Project Report 2012
EC Project Report
EC (VLSI)
VLSI
VLSI 2012
12MEC
12MECV
12MECV03
Issue Date: 1-Jun-2014
Publisher: Institute of Technology
Series/Report no.: 12MECV03;
Abstract: This project presents an interface circuit designed for MEMS based piezoresistive accelerometer in standard 0.35u CMOS technology. Piezoresistive accelerometer is a sensor for g-force which represents acceleration standardized in terms of g = 9.8 m/s2. To read the output an interface circuit is required which consist of various CMOS circuits i.e. ADC, sample and hold, shift register, comparator. In this project 10 – bit cyclic ADC components are designed and verified using Verilog-A. The results obtained through schematic confirm to the results obtained through verilog-A. Conclusion MEMS based Piezoresistive accelerometer has been studied. Interfacing circuit for the same requires an ADC.Verilog-A description of various components (Sample and hold, subtractar/multiplier, comparator, shift resister) was defined, simulation of which was found to be in accordance with the schematic design of these circuits.10- bit shift register designed has very fast simulation time as compare to the traditional circuit. FUTURE WORK Verilog-A description of the 10 – bit cyclic adc and comparing its result with the schematic for the same. The work would be to ensure that both the simulation results are matched.
URI: http://hdl.handle.net/123456789/4749
Appears in Collections:Dissertation, EC (VLSI)

Files in This Item:
File Description SizeFormat 
12MECV03.pdf12MECV032.09 MBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.