Please use this identifier to cite or link to this item:
http://10.1.7.192:80/jspui/handle/123456789/5976
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Rabadiya, Vipul | - |
dc.date.accessioned | 2015-08-11T11:45:47Z | - |
dc.date.available | 2015-08-11T11:45:47Z | - |
dc.date.issued | 2015-06-01 | - |
dc.identifier.uri | http://hdl.handle.net/123456789/5976 | - |
dc.description.abstract | Interlaken protocol is a networking protocol, which transmit data in Gbps speed. Interlaken is a high speed interconnect protocol with high bandwidth and easier packet transfers. Interlaken also uses serial links for a logical connection between components with backpressure capability, logical channels and data-integrity. Advantage of interlaken protocol is high speed, we can use multiple number of logical channel, also can used large number of lanes. Interlaken has also more secure with crc24, crc32 error checking logic. Interlaken protocol is verify by using UVM with system verilog coding, in verification, verify the DUT of design by designer engineer. Implement same DUT functionality and compare both logic for verification. | en_US |
dc.publisher | Institute of Technology | en_US |
dc.relation.ispartofseries | 13MECV22; | - |
dc.subject | EC 2013 | en_US |
dc.subject | Project Report | en_US |
dc.subject | Project Report 2013 | en_US |
dc.subject | EC Project Report | en_US |
dc.subject | EC (VLSI) | en_US |
dc.subject | VLSI | en_US |
dc.subject | VLSI 2013 | en_US |
dc.subject | 13MEC | en_US |
dc.subject | 13MECV | en_US |
dc.subject | 13MECV22 | en_US |
dc.title | Verification Component Development for Interlaken Protocol | en_US |
dc.type | Dissertation | en_US |
Appears in Collections: | Dissertation, EC (VLSI) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
13MECV22.pdf | 13MECV22 | 1.28 MB | Adobe PDF | ![]() View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.