1. DSpace at Nirma University

Browsing by Subject EC Project Report

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 876  next >
PreviewIssue DateTitleAuthor(s)
1-Jun-2024128-bit ASCON Security IP For Automotive InterfacesPanavkar, Yash
03MEC008.pdf.jpg1-Jun-20052D Convolver Implementation on FPGA and 16-pt FFT ImplementationManchineni, Nagraju
15MECE25.pdf.jpg1-Jun-20173D Graphics Driver EnhancementSoni, Jigar
03MEC005.pdf.jpg1-Jun-20054096 Pixel Linear CCD Visible Imager and Development Of Switched Capacitor Amplifier For ROICReddy, G. Venkata Penchala
17MECV03.pdf.jpg1-Jun-20196T-SRAM Cell Leakage Current Analysis & Self-Timing Circuit In MemoryChauhan, Dhruvkumar
13MECV03.pdf.jpg1-Jun-20156T-SRAM Cell Leakage Current Analysis & Self-Timing Circuit in the MemoryDave, Rachit
16MECV21.pdf.jpg1-Jun-2018Accelerating the Speed of Integrating IPs into SoCSapovadia, Dhara Mukeshbhai
20MECV01.pdf.jpg1-Jun-2022Accessing the Configuration and Status Registers in a Typical SoCTiwari, Aishwary
14MECV29.pdf.jpg1-Jun-2016Accuracy And Runtime Improvement Techniques For Power Characterization Of Compiled Memory Arrays For Soc PlatformsUpadhyaya, Tanvi
1-Jun-2024ADC IP Block Design And VerificationDarji, Sachin
13MECV12.pdf.jpg1-Jun-2015Advance Automated Mechanism for Design, Compilation Verification and Validation Flows of Complex SoC DesignSharma, Ankur
1-Jun-2024Advanced Memory BIST Implementation and validation for complex SOC DesignMakwana, Kaushik
12MECE27.pdf.jpg1-Jun-2014Advanced Processor Architecture DesignApurva, Vinod
14MECV21.pdf.jpg1-Jun-2016Advanced Routing Algorithm for FUB IntegrationPatel, Priya
14MECV20.pdf.jpg1-Jun-2016Advanced Techniques Of DFT SimulationPatel, Pooja
1-Jun-2024Advancing Quality Assurance in PDK Custom Kit through the Development of a flowKhokhara, Deep
1-Jun-2024Advancing Smart Home Connectivity: Integrating Matter Protocol for Enhanced SecurityRonvelia, Bhavikkumar
14MECE07.pdf.jpg1-Jun-2017AMS Test Design and AutomationSharma, Kanika
17MECC10.pdf.jpg1-Jun-2019Analog and IO Layout Designs in Latest CMOS TechnologiesSananase, Krishana
13MECC12.pdf.jpg1-Jun-2015Analog Io Test-Chip Validation (PRE & Post – Silicon Validation)Patel, Smit
Showing results 1 to 20 of 876  next >