DSpace at Nirma University: Browsing DSpace

Browsing by Author Dhare, Vaishali

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:

Showing results 1 to 13 of 13

Preview	Issue Date	Title	Author(s)
	Apr-2014	Advanced ATPG Based On Fan, Testability Measures And Fault Reduction	Dhare, Vaishali; Mehta, Usha
	25-Nov-2009	Application of CORDIC Algorithm for Sine-Cosine Computation	Joshipura, Himali; Dhare, Vaishali; Mehta, Usha
	2007	CAMEL: Customized Application for Mobile Enhanced Logic	Dhare, Vaishali
	25-Nov-2009	CMOS Differential Voltage Current Conveyor using 0.25μm Technology	Dhare, Vaishali; Naik, Amisha
	23-Apr-2010	Controllability and Observability Algorithm for 10-fanin-fanout Combinational Circuits	Dhare, Vaishali; Mehta, Usha
	Mar-2016	Defect Analysis Of Quantum-Dot Cellular Automata Combinational Circuit Using HDLQ	Dhare, Vaishali; Mehta, Usha
	26-Jun-2015	Defect characterization and testing of QCA devices and circuits: A survey	Dhare, Vaishali; Mehta, Usha
	23-Jul-2010	Development of Controllability Observability Aided Combinational ATPG with Fault Reduction	Dhare, Vaishali; Mehta, Usha
	19-Dec-2015	Fault Analysis of QCA Combinational Circuit at Layout & Logic Level	Dhare, Vaishali; Mehta, Usha
	Feb-2013	Implementation Of Compaction Algorithm For ATPG Generated Partially Specified Test Data	Dhare, Vaishali; Mehta, Usha
	2013	Logic Optimization Algorithm based on Shannon’s Expansion: Reduction in Area, Power and Delay for Pass Gate Implementation	Mehta, Usha; Dhare, Vaishali; Parmar, Harikrishna; Shah, Rahul A.
	9-Dec-2010	Multiple Input Single Output Filters Using CMOS DVCC in 0.25μm Technology	Dhare, Vaishali; Naik, Amisha
	Jun-2010	Object Oriented Implementation of Combinational Controllability and Observability Algorithms	Dhare, Vaishali; Mehta, Usha

Showing results 1 to 13 of 13