Browsing by Subject VLSI 2017

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 19 of 19
PreviewIssue DateTitleAuthor(s)
17MECV03.pdf.jpg1-Jun-20196T-SRAM Cell Leakage Current Analysis & Self-Timing Circuit In MemoryChauhan, Dhruvkumar
17MECV09.pdf.jpg1-Jun-2019Analysis and Development of Standard Cell Layout in FDSOI TechnologyMacwan, Madhvi
17MECV08.pdf.jpg1-Jun-2019Automation Techniques to Improve Custom Layout Productivity and Process Design Kit QualityKapoor, Sejal
17MECV05.pdf.jpg1-Jun-2019Customized Routing Optimization Flow To Fix Timing Violations in Ultra Deep Sub Micron TechnologyDeshkar, Omkar
17MECV07.pdf.jpg1-Jun-2019Debug Feature Implementation on Intel’s Next Generation Client SoCJirawala, Ankush Mahavirchand
17MECV14.pdf.jpg1-Jun-2019Design and Analysis of Frequency SynthesizerRamanuj, Parth
17MECV12.pdf.jpg1-Jun-2019Frontend Validation of Memory Subsystem in SoCPandya, Parth
17MECV13.pdf.jpg1-Jun-2019Layout Convergence in Lower Technology NodesParikh, Yesha
17MECV10.pdf.jpg1-Jun-2019Optimization of a Component IP within an Infrastructure SubsystemMitra, Ronita
17MECV02.pdf.jpg1-Jun-2019Performance and Power Optimization in High Speed DesignArvind
17MECV11.pdf.jpg1-Jun-2019Physical Design Implementation and Reliability Verification of an Industry Standard IP CorePandit, Shivam
17MECV17.pdf.jpg1-Jun-2019Power and Leakage Saving Technique in MemoryVyas, Prachi
17MECV06.pdf.jpg1-Jun-2019Pre-Silicon Verification and Debug Improvements in Server Class IPsDholakiya, Harsh
17MECV16.pdf.jpg1-Jun-2019SoC Power Management ValidationMittal, Sneha
17MECV01.pdf.jpg1-Jun-2019Timevision Exploration and SoC Implementation FlowLasod, Anshul
16MECV13.pdf.jpg1-Jun-2019Timing Closure of Partitions for Lower Technology NodesRao, Meenakshi
17MECV04.pdf.jpg1-Jun-2019Validation of Performance Monitoring Architecture in Fullchip EnvironmentDesai, Prakruti
17MECV15.pdf.jpg1-Jun-2019Validation of Power Management ICBhatnagar, Shalvi
17MECV18.pdf.jpg1-Jun-2019Variation Tolerant SRAM Write and Read Assist TechniqueMali, Bhoomika