1. DSpace at Nirma University
  2. 02. Institute of Technology
  3. Electronics and Communication Engineering Department

Dissertation, EC (VLSI) : [423] Collection home page

Browse
Subscribe to this collection to receive daily e-mail notification of new additions RSS Feed RSS Feed RSS Feed
Collection's Items (Sorted by Submit Date in Descending order): 141 to 160 of 423
< previous   next >
PreviewIssue DateTitleAuthor(s)
15MECV29.pdf.jpg1-Jun-2017SOC Integration of Third Party IP’s with AutomationMantri, Surbhi
15MECV28.pdf.jpg1-Jun-2017Automation of AVR Test Benches using VAMPIRE ToolSolanki, Maharshi
15MECV27.pdf.jpg1-Jun-2017Optimum Methodology for Synthesis, Placement & Routing of Mix Signal IP’s & It’s ImplementationShukla, Ankit
15MECV26.pdf.jpg1-Jun-2017ASIC Design of 8-bit 250MSPS Two-Step Flash ADCDoshi, Shruti
15MECV25.pdf.jpg1-Jun-2017Verification & Debugging Challenges In The Scalable Low-Power IP SubsystemsShah, Naishal
15MECV24.pdf.jpg1-Jun-2017Efficient Physical Design Methodology & Convergence of Server SoCs PartitionsShah, Devang
15MECV23.pdf.jpg1-Jun-2017Analysis & Design of Linear Voltage Regulator for DDR I/O applicationSantoki, Kishan
15MECV22.pdf.jpg1-Jun-2017Designing and Verification of IPsTrivedi, Saloni
15MECV21.pdf.jpg1-Jun-2017Scalable and Modular Verification Environment for the Next Generation IP-SubsystemsJain, Rupal
15MECV20.pdf.jpg1-Jun-2017Impact Of Reset Domain Crossing On PowerPro ToolModi, Ritika
15MECV19.pdf.jpg1-Jun-2017Incremental Static Timing Analysis For Complex DesignAgarwal, Rakshita
15MECV18.pdf.jpg1-Jun-2017Performance Verification of Bus InterconnectPurohit, Ishani Nilkanthbhai
15MECV17.pdf.jpg1-Jun-2017Study Of Futuristic Approaches To Get Better QoR In Physical ImplementationSinghvi, Priyangi
15MECV16.pdf.jpg1-Jun-2017Analog Validation of Analog IP's Embedded in SoCPrajapati, Ashutosh
15MECV15.pdf.jpg1-Jun-2017Verification of Hardware IP Blocks in the Domain of TCP/IP NetworkingPatel, Bansari Umedbhai
15MECV14.pdf.jpg1-Jun-2017Verification of ARM v8 Processor using Top Level TestcasesPandya, Abhishek
15MECV13.pdf.jpg1-Jun-2017Enablement of High Voltage DRC and Fill Flow for Cadence PlatformMehta, Utsavi Bipinbhai
15MECV12.pdf.jpg1-Jun-2017Critical Path SensorLeuva, Karishma
15MECV11.pdf.jpg1-Jun-2017IP Verification at SoC LevelKadia, Munjal
15MECV10.pdf.jpg1-Jun-2017Improvisation & Deployment of Methodologies to Have Productivity Gain in Characterization and Design Verification flow of Static MemoriesJain, Anmol Sunilkumar
Collection's Items (Sorted by Submit Date in Descending order): 141 to 160 of 423
< previous   next >

Discover