1. DSpace at Nirma University
  2. 02. Institute of Technology
  3. Electronics and Communication Engineering Department

Dissertation, EC (VLSI) : [423] Collection home page

Browse
Subscribe to this collection to receive daily e-mail notification of new additions RSS Feed RSS Feed RSS Feed
Collection's Items (Sorted by Submit Date in Descending order): 181 to 200 of 423
< previous   next >
PreviewIssue DateTitleAuthor(s)
14MECV23.pdf.jpg1-Jun-2016Power And Signal Integrity Of Asic DesignPathak, Nishant
14MECV22.pdf.jpg1-Jun-2016Development of Advance ATPG Using Probabilistic ApproachPatel, Tarak
14MECV21.pdf.jpg1-Jun-2016Advanced Routing Algorithm for FUB IntegrationPatel, Priya
14MECV20.pdf.jpg1-Jun-2016Advanced Techniques Of DFT SimulationPatel, Pooja
14MECV19.pdf.jpg1-Jun-2016Methodology Development for Timing Exception Handshake in Hierarchical SOCPatel, Nischay
14MECV18.pdf.jpg1-Jun-2016Design And Validation Of Mrepair Ip In 45nm TechnologyPatel, Maitri
14MECV17.pdf.jpg1-Jun-2016Methodology of RTL Power Analysis for modules on System-on-Chip (SoC)Patel, Keyuri
14MECV16.pdf.jpg1-Jun-2016MIMFIF (Multi Instantiated Multiple FUB Integration Flow)Patel, Karan
14MECV15.pdf.jpg1-Jun-2016Enhancement of HDL Based Memory ModelsPatel, Jinisha
14MECV14.pdf.jpg1-Jun-2016Design Verification and Gate Level Power Analysis of Turbo DecoderPatel, Axay
14MECV13.pdf.jpg1-Jun-2016Development Of Utilities To Measure Effectiveness Of Tests Generated By MP RIS ToolPandit, Vivekkumar
14MECV12.pdf.jpg1-Jun-2016Development and Validation of Memory Built In Self Test (MBIST) IPMonpara, Dhruvik
14MECV11.pdf.jpg1-Jun-2016Extracted Timing Model Generation & IR Drop Analysis at Advance Technology NodeTripathi, Mohit
14MECV10.pdf.jpg1-Jun-2016Verification of IP at SoC levelTiwari, Mayank
14MECV09.pdf.jpg1-Jun-2016Impact of IEEE 1801 on Design for TestabilityParakh, Kshama
14MECV07.pdf.jpg1-Jun-2016Low Power Static and Dynamic Checks for LTE ModemJoshi, Harshita
14MECV06.pdf.jpg1-Jun-2016Impact of Micro-Architectural Optimizations on Post Layout PowerJitender
14MECV05.pdf.jpg1-Jun-2016Evaluation And Deployment Of Standalone Memory CharacterizationGhelani, Chaitanya
14MECV04.pdf.jpg1-Jun-2016Hierarchical Timing Analysis Convergence Of Soc Using Hyperscale MethodologyBhadada, Chetana
14MECV03.pdf.jpg1-Jun-2016Physical Implementation of High Speed Serial InterfaceBhatt, Rahul
Collection's Items (Sorted by Submit Date in Descending order): 181 to 200 of 423
< previous   next >

Discover